
5 Counter & Timer
If additionally a trigger source is selected, the counter is waiting for a trigger. It ignores
counter events until a valid trigger event has been received. A valid trigger signal on the
selected trigger source starts the counter, which means, that it counts the predefined number
of events from the start value according to the counter start value and duration configuration.
The current counter value is readable by the property CounterValue.
5.1.2
Counter Status
The counter has different states, which depends on the configuration and usage. The current
state can be read out by the register CounterStatus. The following list shows the available
states:
Counter Idle
Counter is idle, and doesn’t count any events.
Counter Trigger Wait
As soon as a counter trigger source is selected (counter trigger source
6
=
OFF), the counter goes into the counter trigger wait state and waits for a trigger signal
on the selected source. In this state, the counter does not count any events.
Counter Active
Counter is active and is ready to count every event. The counter can be
temporarely stopped by setting the counter event source to OFF .
Counter Completed
Counter has stopped as it reached its programmed duration.
Counter Overflow
Counter has reached its counter limit, which is 2^32-1, and an additional
counter event signal has been received. Once the counter is in the state overflow, it has
to be reset by software or by counter reset signal in order to recover it from this state.
5.1.3
Counter Active, -Start and -End Signal
Each counter has the following output signals:
Counter Active
An asserted counter active signal indicates, that the counter is active and is
counting events. The counter active signal is internally routed to the I/O control block and
can there be selected for output on the physical output line or on one of the available
leds.
Counter Start
The counter start is an event, which is generated, when the counter goes into
the counter active state or is restarted during counter active period.
Counter End
The counter end is an event, which is generated, when the counter arrives its
configured end condition; and changes to the state counter completed.
The counter start and end event can be used to trigger or to control other function in the
camera, like acquisition, frame and exposure control or counter and timer. It can also be used
to cascade counters in order to get a bigger counting range.
5.1.4
Counter Reset
There are two ways how to reset a counter: Either by a software reset command or by a
hardware reset source signal. The reset behaviour depends on the current counter event and
trigger source configuration:
Counter Trigger Source = Off and Counter Event Source = Off
The state of the counter
changes to "idle".
Counter Trigger Source = Off and Counter Event Source
6
=
Off
The state of the counter
changes to "active".
40 of 111
MAN078 12/2018 V1.1
Summary of Contents for MV0 CMOSIS Series
Page 10: ...1 Preface 10 of 111 MAN078 12 2018 V1 1...
Page 38: ...4 Image Acquisition 38 of 111 MAN078 12 2018 V1 1...
Page 52: ...8 Image Format Control 52 of 111 MAN078 12 2018 V1 1...
Page 78: ...12 Precautions 78 of 111 MAN078 12 2018 V1 1...
Page 88: ...14 Mechanical Considerations 88 of 111 MAN078 12 2018 V1 1...
Page 90: ...15 Troubleshooting 90 of 111 MAN078 12 2018 V1 1...
Page 96: ...18 Support and Repair 96 of 111 MAN078 12 2018 V1 1...