Panasonic SJ-MJ50GH, Service Manual

Page: 50 / 67

Pin
No.
Mark I/O
Division
Function
86 OUTL — 1bit DAC output terminal
(Lch)
87 OUTR — 1bit DAC output terminal
(Rch)
88 AVSS — GND terminal of LPF for
1bit DAC
89 DDOUT O Power supply terminal
90 VSS — GND terminal
91 VCC2 I Power supply terminal
92 XIN I 16.9344MHz oscillate input
terminal
93 XOUT O 16.9344MHz oscillate
output terminal
94 ENH O De-emphasis direction
output terminal
95 LRCO O Lch/ Rch clock output
terminal
96 DDATA O Voice extend data output
terminal
97 BCO O Bit clock output terminal
98 MAD9 — DRAM CAS signal output
terminal
(Not used, open)
99 NC — Not used, open
100 MAD8 — DRAM address output
terminal
(Not used, open)
101 MAD7 — DRAM address output
terminal
(Not used, open)
102 MAD6 — DRAM address output
terminal
(Not used, open)
103 NC — DRAM address output
terminal
(Not used, open)
104 MAD5 — DRAM address output
terminal
(Not used, open)
105 MAD4 — DRAM address output
terminal
(Not used, open)
106 VSS — Connected to GND
50