VEGA
MCUK991001G8
Section 8
Issue 1
Technical Guide
– 33 –
Revision 0
8.2.4 AFC Control
The 13 MHz system clock frequency is controlled by a 13 bit sigma-delta D/A in the VEGA chip
Figure 8.5: AFC block diagram
8.2.5 Audio
VEGA provides the analogue interface for the digital audio samples processed by the DSP in GEMINI.
Voice Uplink Path
Figure 8.6: Voice ADC block diagram
RINT1
RINT2
VTCXO
CEXT
AFC
3/5V
13-BIT DIGITAL
MODULATOR
1-BIT DAC
& LOW-PASS
FILTER
PROGRAMMATION REGISTER
OUTPUT SWING
CONTROL
10092-1
MICBIAS
MICIP
MICIN
AUXI
Bias
Generator
Microphone
Amplifier
Auxiliary
Amplifier
PGA
Sigma_Delta
Modulator
SINC
Filter
IIR
Bandpass
Filter
To voice
serial
interface
fs2=40KHz
fs3=8.0KHz
fs1=1MHz
10093-1