![background image](http://html1.mh-extra.com/html/onkyo/pdr-155/pdr-155_service-manual_1636831058.webp)
.
o
N
e
m
a
N
n
i
P
O
I/
Function
n
i
P.
o
N
e
m
a
N
n
i
P
O
I/
n Function
i
P
1
4
9
A
H
I
t
r
o
p
t
u
p
n
i
s
s
e
r
d
Ad
D
VDD
y
l
p
p
u
s
r
e
w
o
P
2
4
D
N
G
I
d
n
u
o
Gr
84
VSYNC
utput
o
l
a
n
g
i
s
.
c
n
y
s
l
c
a
i
t
r
e
V
3
4
K
C
M
D
C
I
d
n
u
o
r
g
o
t
t
c
e
n
n
Co
85
l output
a
n
g
i
s
.
c
n
y
s
l
a
t
n
o
z
i
r
o
H
4
4
K
C
R
L
D
C
I
P
S
D
D
C
m
o
r
f
t
u
p
n
i
k
c
o
l
c
k
c
o
l
c
R
L/
86
R
T
S
C
I
P
5
4
K
C
B
D
C
I
P
S
D
D
C
m
o
r
f
t
u
p
n
i
k
c
o
l
c
t
i
b
M
PC
87
R
T
S
B
M
6
4
A
T
A
D
D
C
I
t
u
p
n
i
e
c
a
f
r
e
t
n
i
o
i
d
u
a
l
a
t
i
g
Di
88
T
A
D
B
M
7
4
D
D
V
I
y
l
p
p
u
s
r
e
w
Po
89
ND
GI
d
n
u
o
r
G
8
4
N
I
D
D
C
I
P
S
D
D
C
m
o
r
f
t
u
p
n
i
a
t
a
d
o
i
d
u
a
M
PC
90
put for external sync.
t
u
o
r
o
t
a
r
a
p
m
o
c
e
s
a
h
P
n
o
i
t
a
r
e
p
o
9
4
2
T
N
I
O
e
h
t
o
t
t
s
n
i
a
g
a
l
a
n
g
i
s
t
s
e
u
q
e
r
t
p
u
r
r
e
t
n
I
P
F
3
7
7
5
6
M
m
o
r
f
U
P
C
l
a
n
r
e
t
x
e
1
91
nal input
g
i
s
C
N
Y
S
e
t
i
s
o
p
m
o
C
0
5
3
T
IN
92
t
u
p
t
u
o
g
a
l
f
y
e
k
D
S
O
1
5
Q
E
R
D
O
r
e
f
s
n
a
r
t
p
a
m
t
i
b
D
S
O
r
o
f
l
a
n
g
i
s
t
s
e
u
q
e
r
A
DM
93
L
C
X
ee-running clock)
r
f
z
H
M
7
2
(
k
c
o
l
c
l
e
x
i
P
2
5
K
C
A
D
I
p
a
m
t
i
b
D
S
O
r
o
f
l
a
n
g
i
s
e
g
d
e
l
w
o
n
k
c
a
A
M
D
r
e
f
s
n
a
r
t
4
94
DD
VI
y
l
p
p
u
s
r
e
w
o
P
3
5
D
N
GI
d
n
u
o
Gr
95
D7
P
O
ta
a
d
l
e
x
i
p
l
a
t
i
g
i
D
4
5
O
K
L
C
O
t
u
p
t
u
o
k
c
o
l
c
z
H
M
27
96
D6
P
5
5
N
I
K
L
C
I
t
u
p
n
i
k
c
o
l
c
m
e
t
s
Sy
97
D5
P
6
5
1
D
D
V
A
I
y
l
p
p
u
s
r
e
w
o
p
g
o
l
a
An
98
D4
P
7
5
1
D
N
G
A
I
d
n
u
o
r
g
g
o
l
a
n
A
9
99
ND
GI
d
n
u
o
r
G
8
5
3
D
N
G
A
0
100
D3
P
O
ta
a
d
l
e
x
i
p
l
a
t
i
g
i
D
9
5
3
D
D
V
A
I
y
l
p
p
u
s
r
e
w
o
p
g
o
l
a
An
0
101
D2
P
0
6
P
A
C
C
I
d
n
u
o
r
g
o
t
t
c
e
n
n
Co
0
102
D1
P
1
6
2
D
N
G
A
I
d
n
u
o
r
g
g
o
l
a
An
0
103
D0
P
2
6
2
D
D
V
A
I
y
l
p
p
u
s
r
e
w
o
p
g
o
l
a
An
0
104
DD
VI
y
l
p
p
u
s
r
e
w
o
P
3
6
O
K
L
C
A
n
e
Op
0
105
ND
GI
d
n
u
o
r
G
4
6
I
K
L
C
A
I
t
u
p
n
i
k
c
o
l
c
o
i
d
Au
0
106
ET
S
E
RI
t
u
p
n
i
t
e
s
e
r
e
r
a
w
d
r
a
H
5
6
1
E
D
O
M
H
I
e
d
o
m
g
n
i
t
a
r
e
p
o
e
c
a
f
r
e
t
n
i
t
s
o
h
f
o
n
i
p
g
n
i
t
t
Se
0
107
T0
S
E
T
d normally
n
u
o
r
g
o
t
t
c
e
n
n
o
C
6
6
D
N
G
I
d
n
u
o
Gr
0
108
T1
S
E
T
7
6
D
D
V
I
y
l
p
p
u
s
r
e
w
Po
0
109
T2
S
E
T
8
6
D
O
A
O
ta
a
d
o
i
d
u
a
f
o
t
u
p
t
u
o
M
C
P
0
1
110
DD
VI
y
l
p
p
u
s
r
e
w
o
P
9
6
2
O
A
1
111
D0
M
N
O
I/
Data transfer line with DRAM
0
7
1
O
A
1
112
15
D
M
N
1
7
0
O
A
1
113
D1
M
N
2
7
D
N
G
I
d
n
u
o
Gr
1
114
14
D
M
N
3
7
1
T
U
O
D
ut
p
t
u
o
e
c
a
f
r
e
t
n
i
o
i
d
u
a
l
a
t
i
g
i
D
5
1
11
ND
GI
d
n
u
o
r
G
4
7
0
T
U
O
D
1
116
D2
M
N
O
I/
e with DRAM
n
i
l
r
e
f
s
n
a
r
t
a
t
a
D
5
7
A
D
S
1
117
13
D
M
N
6
7
L
C
S
1
118
D3
M
N
Power supply
1
119
12
D
M
N
8
78
GND
Ground
2
120
DD
VI
y
l
p
p
u
s
r
e
w
o
P
9
7
K
L
C
C
DA
2
121
D4
M
N
O
/
r line with DRAM
e
f
s
n
a
r
t
a
t
a
D
2
122
11
D
M
N
1
8
K
L
C
R
L
O
l
e
n
n
a
h
c
e
h
t
g
n
i
t
a
n
i
m
i
r
c
s
i
d
r
o
f
t
u
p
t
u
o
k
c
o
l
C
a
t
a
d
o
i
d
u
a
M
C
P
f
o
)
R
/
L
(
3
2
123
D5
M
N
2
8
0
E
D
O
M
H
I
e
d
o
m
g
n
i
t
a
r
e
p
o
e
c
a
f
r
e
t
n
i
t
s
o
h
f
o
n
i
p
g
n
i
t
t
Se
2
124
10
D
M
N
O
Open
Open
77
VDD
Over-sampling operating clock output
DOCLK
80
PCM bit clock output
O
O
I
I
83
HSYNC
PWD
CSYNC
OSDKEY
I
O
I
O
O
I
I
I
I
I
I
I
I
I
I
I
O
O
I
IC BLOCK DIAGRAM/ TERMINAL DESCRIPTION
Pin Function-2