![Omron CPM2A - 11-2005 Manual Download Page 51](http://html1.mh-extra.com/html/omron/cpm2a-11-2005/cpm2a-11-2005_manual_742517051.webp)
31
2-1-2 Characteristics
Item
Specification
Control method
Stored program method
I/O control method
Cyclic scan with direct output (Immediate refreshing can be performed with IORF(97).)
Programming language
Ladder diagram
Instruction length
1 step per instruction, 1 to 5 words per instruction
Instructions
Basic instructions:
14
Special instructions:
105 instructions, 185 variations
Execution time
Basic instructions:
0.64
µ
s (LD instruction)
Special instructions:
7.8
µ
s (MOV instruction)
Program capacity
4,096 words
Max. I/O
i
CPU Unit only
20 points
30 points
40 points
60 points
capacity
With Expansion
I/O Units
80 points max.
90 points max.
100 points max.
120 points max.
Input bits
IR 00000 to IR 00915 (Words not used for input bits can be used for work bits.)
Output bits
IR 01000 to IR 01915 (Words not used for output bits can be used for work bits.)
Work bits
928 bits: IR 02000 to IR 04915 and IR 20000 to IR 22715
Special bits (SR area)
448 bits: SR 22800 to SR 25515
Temporary bits (TR area)
8 bits (TR0 to TR7)
Holding bits (HR area)
320 bits: HR 0000 to HR 1915 (Words HR 00 to HR 19)
Auxiliary bits (AR area)
384 bits: AR 0000 to AR 2315 (Words AR 00 to AR 23)
Link bits (LR area)
256 bits: LR 0000 to LR 1515 (Words LR 00 to LR 15)
Timers/Counters
256 timers/counters (TIM/CNT 000 to TIM/CNT 255)
1-ms timers: TMHH(––)
10-ms timers: TIMH(15)
100-ms timers: TIM
1-s/10-s timers: TIML(––)
Decrementing counters: CNT
Reversible counters: CNTR(12)
Data memory
Read/Write: 2,048 words (DM 0000 to DM 2047)*
Read-only: 456 words (DM 6144 to DM 6599)
PC Setup: 56 words (DM 6600 to DM 6655)
*The Error Log is contained in DM 2000 to DM 2021.
Interrupt processing
External interrupts: 4
(Shared by the external interrupt inputs (counter mode) and the quick-response inputs.)
Interval timer interrupts
1 (Scheduled Interrupt Mode or Single Interrupt Mode)
High-speed counter
One high-speed counter: 20 kHz single-phase or 5 kHz two-phase (linear count method)
Counter interrupt: 1 (set value comparison or set-value range comparison)
Interrupt Inputs
(Counter mode)
Four inputs (Shared by the external interrupt inputs (counter mode) and the
quick-response inputs.)
Counter interrupts: 4 (Shared by the external interrupt inputs and quick-response inputs.)
Pulse output
Two points with no acceleration/deceleration, 10 Hz to 10 kHz each, and no direction
control.
One point with trapezoid acceleration/deceleration, 10 Hz to 10 kHz, and direction control.
Two points with variable duty-ratio outputs.
(Pulse outputs can be used with transistor outputs only, they cannot be used with relay
outputs.)
Synchronized pulse control
One point:
A pulse output can be created by combining the high-speed counter with pulse outputs
and multiplying the frequency of the input pulses from the high-speed counter by a fixed
factor.
(This output is possible with transistor outputs only, it cannot be used with relay outputs.)
Quick-response inputs
Four points (Min. input pulse width: 50
µ
s max.)
Analog controls
2 controls, setting range: 0 to 200
Specifications
Section 2-1