NXP Semiconductors QorIQ LS1028A, Reference Manual, Page: 104 / 112

Table continued from the previous page...
Field Function
4
IO4
IO port values (if corresponding DIR.n is 0):
0= input pin is at level 0.
1= input pin is at level 1.
IO port values (if corresponding DIR.n is 1):
0= output pin driven to level 0.
1= output pin driven to level 1.
3
DIR3
Same as DIR4.
2
DIR3
Same as DIR4.
1-0
-
Reserved.
4.55 IRQ Status Registers
The IRQSTATn registers show the current (live) states of various IRQ/EVT pins.
IRQ/EVT signals have programmable polarities, so no interpretation is made as to whether the signal is asserted or deasserted.
4.56 Interrupt Status 0 (IRQSTAT0)
Address
Register Offset
IRQSTAT0 090h
Function
IRQ_STATn registers report the current level of various IRQ/EVT signals.
IRQ/EVT signals have programmable polarities, so no interpretation is made as to whether the signal is asserted or deasserted.
Qixis Programming Model
QorIQ LS1028A Reference Design Board Reference Manual, Rev. b, 11/2018
104
COMPANY CONFIDENTIAL NXP Semiconductors