OR
DS3102
Wed
May
30
13:54:19
2007
DS3104DK01B0
JML
013007
1
OF
12
1
TP20
1
TP22
1
TP21
1
TP17
1
TP16
2
1
R42
2
1
R44
3
2
1
JMP16
3
2
1
JMP12
3
2
1
JMP11
3
2
1
JMP10
3
2
1
JMP9
2
1
R34
2
1
C163
2
1
C164
2
1
C165
2
1
C166
2
1
DS5
2
1
R35
2
1
DS6
2
1
R40
2
1
R33
2
1
R27
2
1
R26
2
1
R25
D8
G4
D3
F5
F4
E5
E4
D5
D4
C6
G3
F6
D6
C4
G5
E3
G6
E6
C5
A2
G8
H9
H8
F7
G1
B3
C7
E8
C9
B9
C1
H3
J3
H2
J2
E2
E1
B6
D2
D1
A6
B5
A5
B4
A4
A3
B7
A7
B8
J1
G7
F8
E9
C8
A8
A9
B1
H6
J6
H4
J4
H7
J7
H5
J5
G9
F9
J9
J8
H1
D9
D7
E7
G2
F1
C3
A1
F3
F2
C2
B2
U35
2
1
R84
2
1
R10
2
1
R83
2
1
R8
2
1
DS10
2
1
C8
2
1
R94
2
1
R97
JTDI
NA
VPLL1
VPLL4
VPLL3
VPLL2
VDDIOB
0.0
0.0
0.0
OC4POS
OC4NEG
OC4B
OC3
OC2
OC2B
OC4
NA
OC3B
NA
OC1B
OC1
NA
330
SRFAIL
IC8
DUT33
JTDO
DUT18
330
.01UF
20K
NA
WDT
NA
LOCK
SRFAIL
RED
GREEN
RED
PORNOT
REFCLK
INTREQ
SRFAIL
IC6POS
IC6NEG
IC4
SONSDH
TEST
SONSDH
MFSYNC
OC7NEG
NA
NA
NA
LOCK
DNP
DNP
10K
CPOL
CPHA
OC5POS
SYNC3
SYNC2
IC9
IC3
IC1NEG
WDT
0.0
FSYNC
OC7POS
SCLK
SDI
VPLL1
.1UF
.1UF
.1UF
VPLL3
VPLL2
LOCK
SRCSW
OC6NEG
OC5
.1UF
IC5POS
IC2NEG
IC2POS
OC6POS
VPLL4
CPHA
SDO
330
NA NA
INTREQ
JTRST
IC1POS
DUT18
10K
JTCLK
TEST
SRCSW
CS
0.0
330
OC5B
OC5NEG
IC5NEG
SYNC1
330
CPOL
JTMS
PAGE:
DATE:
TITLE:
ENGINEER:
A
A
B
B
C
C
D
D
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
VCC
VCC
BGA
DS3104_U1
JTCLK
SRFAIL
SRCSW
GPIO4/SONSDH
VDD1
VSS_OC45
VSS_OC67
AVSS_PLL1
JTMS
VDD_OC67
VDD_OC45
IC2NEG
IC1POS
IC4
IC9
IC5POS
IC5NEG
AVSS_PLL4
VSS6
AVSS_PLL3
AVSS_PLL2
IC3
IC8
IC6POS
IC6NEG
REFCLK
VSS2
VSS3
VSS5
VSS4
VSS1
RST*
SYNC1
SYNC2
SYNC3
WDT
TEST
IC1NEG
VDDIOB
AVDD_PLL1
VDDIO3
VDDIO2
VDDIO4
VDDIO1
VDD3
VDD2
JTDO
JTDI
JTRST*
LOCK
AVDD_PLL4
AVDD_PLL3
AVDD_PLL2
OC1
OC1B/GPIO1
OC2
OC2B/GPIO2
OC3
OC3B/GPIO3
OC4
OC4B
OC4NEG
OC4POS
OC5
OC5B
OC5NEG
OC5POS
OC6NEG
OC6POS
OC7NEG
OC7POS
FSYNC
CS*
MFSYNC
SDI
SCLK
SDO
CPOL
CPHA
IC2POS
INTREQ/SRFAIL
VCC