C6000 Debugger | 36
©
1989-2022
Lauterbach
CTI.Config
<type>
Informs about the interconnection of the core Cross Trigger
Interfaces (CTI). Certain ways of interconnection are common
and these are supported by the debugger e.g. to cause a
synchronous halt of multiple cores.
NONE: The CTI is not used by the debugger.
ARMV1: This mode is used for ARM7/9/11 cores which support
synchronous halt, only.
ARMPostInit: Like ARMV1 but the CTI connection differs from the
ARM recommendation.
OMAP3: This mode is not yet used.
TMS570: Used for a certain CTI connection used on a TMS570
derivative.
CortexV1: The CTI will be configured for synchronous start and
stop via CTI. It assumes the connection of DBGRQ, DBGACK,
DBGRESTART signals to CTI are done as recommended by
ARM. The CTIBASE must be notified. “CortexV1” is the default
value if a Cortex-A/R core is selected and the CTIBASE is
notified.
QV1: This mode is not yet used.
ARMV8V1: Channel 0 and 1 of the CTM are used to distribute
start/stop events from and to the CTIs. ARMv8 only.
ARMV8V2: Channel 2 and 3 of the CTM are used to distribute
start/stop events from and to the CTIs. ARMv8 only.
ARMV8V3: Channel 0, 1 and 2 of the CTM are used to distribute
start/stop events. Implemented on request. ARMv8 only.
ETB.Size
<size>
Specifies the size of the Embedded Trace Buffer. The ETB size
can normally be read out by the debugger. Therefore this
command is only needed if this can not be done for any reason.
ETB.STackMode
[
NotAvail-
bale
|
TRGETM
|
FULLTIDRM
|
NOTSET
|
FULLSTOP
|
FULLCTI
]
Specifies the which method is used to implement the Stack mode
of the on-chip trace.
NotAvailable
: stack mode is not available for this on-chip trace.
TRGETM
: the trigger delay counter of the onchip-trace is used. It
starts by a trigger signal that must be provided by a trace source.
Usually those events are routed through one or more CTIs to the
on-chip trace.
FULLTIDRM
: trigger mechanism for TI devices.
NOTSET
: the method is derived by other GUIs or hardware.
detection.
FULLSTOP
: on-chip trace stack mode by implementation.
FULLCTI
: on-chip trace provides a trigger signal that is routed
back to on-chip trace over a CTI.
FUNNEL.Name
<string>
It is possible that different funnels have the same address for
their control register block. This assumes they are on different
buses and for different cores. In this case it is needed to give the
funnel different names to differentiate them.