Lattice CrossLink-NX PCIe, User Manual

Page: 34 / 46

CrossLink-NX PCIe Bridge Board Basic Demo
User Guide
© 2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
34 FPGA-UG-02145-1.0
5.2. Using the PCI Express Test Application User Interface
This section describes the pages and features of the PCI Express Test Application software user interface.
The PCI Express Device Info page displays information about the device driver and device’s PCI configuration registers.
The data displayed is for information purpose only and cannot be edited. If there is a problem in accessing the inserted
device or the device is not inserted or not properly inserted, an error message appears in this page.
Table 5.1 describes the Device Info tab.
Table 5.1. Device Info Tab
Feature Description
Lattice Device Info page
Displays windows resource assigned to the device driver to access the board. Obtained from
the board PCI Config space registers by the Lattice PCI Express driver when the application is
started.
Clicking on the Config Space tab displays the PCI Configuration registers in 8-bit, 16-bit, and 32-bit mode. When the
application is started, 32-bit mode is selected and PCI Configuration Space is displayed. Selecting the 8-bit, 16-bit, or
32-bit radio button displays the corresponding configuration space registers. The data displayed is for information
purpose only and cannot be edited.
Figure 5.2. PCIe Test Application Config Space Tab
Table 5.2 provides descriptions of Config Space tab,
Table 5.2. Configuration Space Tab
Feature Description
Data Width radio buttons 8-bit. 16-bit and 32-bit radio buttons allow to select one of the modes
Configuration Space Info area Displays the standard PCI Config type 0 registers.