34
LatticeXP2 Advanced
Lattice Semiconductor
Evaluation Board User’s Guide
Appendix A. Schematic
Figure 19.
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
Title
Si
z
e
Do
c
u
m
e
n
t Nu
m
b
e
r
Re
v
D
a
te:
S
heet
o
f
B
Lattic
e X
P
2 Advanc
ed Engineering Board 484 f
pBG
A
A
11
4
Title
Si
z
e
Do
c
u
m
e
n
t Nu
m
b
e
r
Re
v
D
a
te:
S
heet
o
f
B
Lattic
e X
P
2 Advanc
ed Engineering Board 484 f
pBG
A
A
11
4
Title
Si
z
e
Do
c
u
m
e
n
t Nu
m
b
e
r
Re
v
D
a
te:
S
heet
o
f
B
Lattic
e X
P
2 Advanc
ed Engineering Board 484 f
pBG
A
A
11
4
Bank 0
Bank 3
FPGA
Bank 6
PCI 32 BIT
Bank 5
Bank 7
Bank 1
Bank 2
Bank 4
Compact Flash,
PLL SMA I/O
La
ttice
Sem
ic
onduc
tor
C
o
rp
ora
tion
(Sheet 2)
Bank
8
XP2
(Sheet 10)
Programming, USB DL
(Sheets 4, 9)
Switches, LEDs
LCD Display
(Sheet 6)
Power
(Sheet 12,13)
FPGA
Power
Pins
(Sheet 5)
DDR2
SDRAM
32 BIT
Video I/O,
Signal SMA I/O,
RJ-45 & PS/2
(Sheets 2, 3)
(Sheet 11)
(Sheet 8)
Ethernet PHY
ADCs, DACs,
USB, RS-232,
Clock Osc
(Sheet 7)
A
AB
22
1
LatticeXP2 Advanced Evaluation Board