38
LatticeMico32/DSP Development Board
Lattice Semiconductor
User’s Guide
Figure 16.
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
HPE_RESET#
CAT_VSENSE
CAT
_
RES
E
T
#
CAT
_
RE
S
E
T
C
A
T
_
I2
C_
SDA
C
A
T
_
I2
C_
SCL
C
A
T
_
I2
C_
SCL
C
A
T
_
I2
C_
SDA
I2
C
_
S
C
L
1
I2
C_SDA1
I2
C
_
S
C
L
1
I2
C_SDA1
CL
K
_
F
P
G
A
C
L
K_ETH
CL
K
_
F
P
G
A
C
L
K_ETH
HPE_RESET#
H
P
E_RESOUT#
H
P
E_RESOUT#
EX
PCON_OSC
CL
K
EX
PCON_OSC
C
LK_M
A
CHXO
C
L
K_M
A
CHXO
VCC3
V
3
VCC3
V
3
VCC3
V3
VCC3
V
3
VCC3
V3
GN
D
GN
D
GN
D
GN
D
GN
D
GN
D
GN
D
VCC3
V
3
GN
D
VCC3
V
3
V
C
C
3V
3_
O
S
C
VCC3
V3
_
O
S
C
VCC3
V3
_
O
S
C
GN
D
VCC5
V
0
I2
C_SDA1
2
I2
C
_
S
C
L
1
2
CL
K_F
P
G
A
2
C
L
K_ETH
8
HPE_RESET#
2,
3
H
P
E_RESOUT#
2
,7,
8,
9
EX
PCON_OSC
9
C
L
K_M
A
CHXO
3
:t
e
e
h
S
:t
c
ej
or
P
Aut
h
or
s:
Re
v
is
io
n
:
C
reat
ed
:
L
a
s
t mo
d
ifie
d
:
IF
W
:
of
Page
t
e
s
e
R
_
k
c
ol
C
_
6
0
12
6
Ex
t. R
e
s
e
t
Re
s
e
t
Butto
n
Reset Control
Clock Sources
1.25 V
R
p
of the I
2
C
b
u
s
Rs
o
f t
h
e
I
2
C
b
u
s
CL
K
Of
fpage
Vth = 1.25V x (R0601+R
0602)/R0602 = 4.4V
R0
6
1
4
33R
0
S
W
0601
B
3
FS-
1
010P
1
3
2
4
FB06
0
1
BLM
2
1PG
3
31SN
1D
12
R
0
61
1
2
2R
0
100n
C0
6
0
1
TP0601
TEST POINT
1
U0
6
0
1
C
A
T1026SI
-30
VLOW
1
RESET
2
VSENSE
3
GND
4
SDA
5
SCL
6
RESET
7
VCC
8
D0
6
0
1
BAT54A
3
1
2
nc
U0
6
0
2
74AH
C
1
G
1
4_SO
T353
4
1
2
5
3
R0
6
0
3
10K0
R0
6
0
2
10K7
U0
6
0
4
C
Y
2304N
Z_
T
S
S
O
P
8
BUF_IN
1
OE
2
OUT1
3
GND
4
OUT4
8
OUT3
7
VDD
6
OUT2
5
X7
nb
_
H
D
R
2
1
2
R0
6
1
0
2
2
R
0
100n
C0
6
0
4
R0
6
1
5
33R
0
R0
6
0
5
10K0
R0
6
0
6
nb_10K0
1
2
R0
6
0
8
2K
7
R0
6
0
7
nb_10K0
1
2
U0
6
0
3
O
S
C_SMT4_25MHz
EN
1
GND
2
CLK
3
VCC
4
R0
6
0
9
2K7
R0
6
1
2
33R
0
1n
0
0
C0
6
0
2
R0
6
0
1
27K0
R0
6
0
4
100K
R0
6
1
3
33R
0
10
0
n
C0
6
0
3