13
LatticeMico32/DSP Development Board
Lattice Semiconductor
User’s Guide
VGA Interface
The board includes a VGA connector for driving a VGA monitor. The VGA interface is connected to a 15-pin plug
socket. The pin definitions are listed in Table 16.
VGA RD0 and VGA RD1 are both connected to pin 1, but have different series resistors (see Figure 5). Thus, a 6-
bit VGA interface is realized. Figure 5 shows the connection of the RGB signals. The FPGA is responsible for gen-
erating correct HSYNC and VSYNC sweep frequencies. Understand the SYNC frequencies of the VGA monitor
being connected to the VGA plug and adjust the FPGA frequencies as required.
Table 16. VGA Connector X1B Pin Definition, n.c. ... Not Connected
Figure 5. VGA Connector
56
GP CTL2
C2
51
GP CTL3
C1
52
GP CTL4
B2
76
GP CTL5
B1
23
GP T0
M2
24
GP T1
N1
25
GP T2
P1
28
GP BKPT
F12
100
USB CLK O
M7
26
GP IFCLK
M8
41
GP RXD0
E13
40
GP TXD0
E14
43
GP RXD1
F13
42
GP TXD1
F14
Pin
Signal Name
FPGA Pin
Pin
Signal Name
FPGA Pin
1
VGA RD0
A3
1
VGA RD1
B4
2
VGA GR0
A4
2
VGA GR1
B5
3
VGA BL0
A5
3
VGA BL1
B6
4
n.c.
—
5
n.c.
—
6
GND
—
7
GND
—
8
GND
—
9
n.c.
—
10
GND
—
11
n.c.
—
12
n.c.
—
13
VGA HSYNC
A7
14
VGA VSYNC
A6
15
n.c.
—
Table 15. Connections Between the USB Controller (CY7C68013A) and the MachXO Device (Continued)