20
LatticeMico32/DSP Development Board
Lattice Semiconductor
User’s Guide
Figure 10. Schematic Illustration of the Prototyping Area
Asynchronous SRAM
The board is populated with two asynchronous K6R4016V1D-TC10 SRAMs from Samsung. Every one of them is 4
Mbit in size with a data bus width of 16 bits. They are wired as one memory with a 32-bit data bus and a depth of
256 k. The 18-bit address bus, the data bus and the control signals are connected directly to the FPGA.
MachXO
The LCMXO640 is a non-volatile, instant-on, reprogrammable logic device. It supports “background programming”
(i.e., the device can be programmed while in operation).
The MachXO comes preprogrammed from the factory. The factory program permits the CY7C68013A/MachXO
combination to work as a built-in USB ispDOWNLOAD cable. Using ispVM software the built-in download cable
permits the FPGA, and SPI PROM, to be programmed. It is not recommended for the MachXO to be repro-
grammed. However, the MachXO does provide some connections to the LatticeECP33 FPGA, and to an 8x6 proto-
typing area.
For further information, please consult the MachXO Family Data Sheet.
—
GND
TP0343
—
GND
TP0344
—
GND
TP0345
—
GND
TP0346
—
GND
TP0347
—
GND
TP0348
Table 23. MachXO Connections for the 8x6 Prototyping Area (Continued)
AA3
V
3_IO1
AA3
V
3_IO21
AA3
V
3_IO20
AA3
V
3_IO19
AA3
V
3_IO2
AA3
V
3_IO3
AA3
V
3_IO0
AA3
V
3_IO1
8
AA3
V
3_IO7
AA3
V
3_IO
8
AA3
V
3_IO9
AA3
V
3_IO10
AA3
V
3_IO11
AA3
V
3_IO12
AA3
V
3_IO13
AA3
V
3_IO14
AA3
V
3_IO4
AA3
V
3_IO17
AA3
V
3_IO6
AA3
V
3_IO15
AA3
V
3_IO5
AA3
V
3_IO16
V
CC3
V
3
G
N
D
TP0319
TP031
8
TP0337
TP0332
TP0303
TP0325
TP0324
TP033
8
TP0333
TP0310
TP0343
TP0330
TP0339
TP0334
TP0316
TP0301
TP034
8
TP0340
TP0335
TP0322
TP030
8
TP0306
TP0341
TP0336
TP032
8
TP0314
TP0342
TP0346
TP0320
TP0304
TP0326
TP0311
TP0344
TP0317
TP0302
TP0323
TP0309
TP0329
TP0327
TP0347
TP0315
TP0307
TP0305
TP0321
TP0313
TP0312
TP0331
TP0345