CrossLink LIF-MD6000 Master Link Board
Evaluation Board User Guide
© 2016-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
www.latticesemi.com/legal
.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02010-1.4
25
I
2
C Expander
5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
PLACE DECOUPLING CAPACITORS CLOSE TO THE U5 POWER PINS
I/O Expander - I2C Muxing
NOTE : PLACE SWITCH IN THE TOP SIDE
EXTERNAL RESET
DONE
INITN
PROGRAMN
JTAGENB
DONE
LED1
LED2
LED3
LED4
DEBUG1
DEBUG2
DEBUG3
DEBUG4
LED1
LED2
LED3
LED4
DEBUG1
DEBUG2
DEBUG3
DEBUG4
XO3_RESET
XO3_RESET
1K_VCC_CORE
1K_VCCIO2
1K_VCCIO0
1K_VCCIO3
1K_VCCIO0
1K_VCCIO2
1K_VCCIO1
1K_VCC_CORE
1K_VCCIO1
VCCIO0
1K_VCCIO3
SCL
4,6
SDA
4,6
SCL2
5
SCL1
5
SDA2
5
SDA1
5
12MHZ
2
TDO
2
TCK
2
TMS 2
TDI
2
SCL4
5
SCL3
5
SDA4
5
SDA3
5
XO3_SCL
4
XO3_SDA
4
D
D
Da
a
attte
e
e:::
S
S
Siiizzze
e
e
S
S
Sccch
h
he
e
em
m
ma
a
atttiiiccc R
R
Re
e
evvv
o
o
offf
S
S
Sh
h
he
e
ee
e
ettt
T
T
Tiiitttllle
e
e
L
L
La
a
attttttiiiccce
e
e S
S
Se
e
em
m
miiiccco
o
on
n
nd
d
du
u
ucccttto
o
orrr A
A
Ap
p
pp
p
pllliiiccca
a
atttiiio
o
on
n
nsss
E
E
Em
m
ma
a
aiiilll::: ttte
e
eccch
h
hsssu
u
up
p
pp
p
po
o
orrrttt@
@
@L
L
La
a
attttttiiiccce
e
essse
e
em
m
miii...ccco
o
om
m
m
B
B
Bo
o
oa
a
arrrd
d
d R
R
Re
e
evvv
P
P
Prrro
o
ojjje
e
ecccttt
1
1
16
6
6---F
F
FE
E
EB
B
B---1
1
16
6
6
B
B
B
1
1
1...0
0
0
8
8
8
7
7
7
III2
2
2C
C
C E
E
Exxxp
p
pa
a
an
n
nd
d
de
e
errr
L
L
LIIIF
F
FM
M
MD
D
D---6
6
60
0
00
0
00
0
0---6
6
6M
M
MG
G
G8
8
81
1
1III S
S
Sn
n
no
o
ow
w
w b
b
brrriiid
d
dg
g
giiin
n
ng
g
g ssso
o
olllu
u
utttiiio
o
on
n
n
B
B
B
C140
0.01uF
C104
0.1uF
C151
0.1uF
R404
4.7k
R436
680R
C105
0.1uF
R440
4.7k
C141
10uF
D23
Red
1
2
R437
680R
R405
4.7k
SW3
SYS_RST
C106
1uF
R179
650
D30
blue
1
2
BANK2
LCMXO3LF-1200E-MG121
U19C
VCCIO2
H6
H7
H9
J4
J5
J6
J7
J8
J9
K10
K2
K3
K4
K5
K6
K7
K8
K9
L10
L2
L3
L4
L5
L6
L7
L8
PB6D/SO/SPISO
PB4A
PB18D
PB18C
PB15C
PB11D
PB6C/MCLK/CCLK
PB4B
PB4C/CSSPIN
PB20D/SI/SISPI
PB20B
PB18B
PB15B
PB11B/PCLKC2_1
PB9B/PCLKC2_0
PB9C
PB6A
PB4D
PB20C/SN
PB20A
PB18A
PB15A
PB11A/PCLKT2_1
PB9A/PCLKT2_0
PB9D
PB6B
L9
C152
0.1uF
C147
0.1uF
LCMXO3LF-1200E-MG121
U19E
VCC
D5
VCC
E5
VCC
F7
VCC
G7
GND
A1
GND
A11
GND
E6
GND
E7
GND
F5
GND
F6
GND
G5
GND
G6
GND
L1
GND
L11
D31
blue
1
2
R477
4.7k
TP23
1
R175
4.7k
R478
4.7k
C143
0.1uF
C153
10uF
C142
0.1uF
R176
4.7k
R438
680R
C154
0.01uF
R479
4.7k
TP24
1
D32
blue
1
2
R451
0
R480
4.7k
C148
0.1uF
R483
4.7k
TP25
1
C107
10uF
BANK1
LCMXO3LF-1200E-MG121
U19B
VCCIO1
H5
PR2C
B1
PR2D
C1
PR2A
C2
PR3B
D1
PR3A
D2
PR2B
D3
PR4D
E1
PR4C
E2
PR4B
E3
PR4A
E4
PR5D/PCLKC1_0
F1
PR5C/PCLKT1_0
F2
PR5A
F3
PR5B
F4
PR8A
G1
PR8B
G2
PR8C
G3
PR8D
G4
PR9A
H1
PR9B
H2
PR9C
H3
PR9D
H4
PR10A
J1
PR10C
J2
PR10D
J3
PR10B
K1
R439
680R
R177
4.7k
R484
4.7k
C144
0.1uF
C149
0.01uF
C102
0.1uF
R452
0
D33
blue
1
2
R178
4.7k
C150
10uF
C145
10uF
C139
0.1uF
C146
0.01uF
C103
0.01uF
R403
4.7k
J23
4 HEADER
1
2
3
4
BANK3
LCMXO3LF-1200E-MG121
U19D
VCCIO3
D8
VCCIO3
F8
VCCIO3
H8
B10
B11
C10
C11
C9
D10
D11
D9
E10
E11
E8
E9
F10
F11
F9
G10
G11
G8
G9
H10
H11
J10
J11
PL2C/L_GPLLT_IN
PL2D/L_GPLLC_IN
PL3A/PCLKT3_2
PL3B/PCLKC3_2
PL2A/L_GPLLT_FB
PL4A
PL4B
PL3C
PL4C
PL4D
PL2B/L_GPLLC_FB
PL3D
PL5B/PCLKC3_1
PL5A/PCLKT3_1
PL5C
PL8B
PL8A
PL8D
PL8C
PL9B/PCLKC3_0
PL9A/PCLKT3_0
PL10D
PL10A
PL10C
K11
C180
0.1uF
LCMXO3LF-1200E-MG121
U19A
VCCIO0
D6
A10
A2
A3
A4
A5
A6
A7
A8
A9
B2
B3
B4
B5
B6
B7
B8
B9
C3
C4
C5
C6
C7
C8
D4
PT9A
BANK0
PT17A
PT16A
PT15A
PT12C/SCL/PCLKTO_0
PT12B/PCLKC0_1
PT11A
PT10D/TDI
PT10A
PT17B
PT16B
PT15B
PT12D/SDA/PCLKC0_0
PT12A/PCLKTO_1
PT11B
PT10B
PT9B
PT17C/INITN
PT15D/PROGRAMN
PT15C/JTAGENB
PT11D/TMS
PT11C/TCK
PT9C
PT17D/DONE
PT10C/TDO
D7
