BL600-Sx Hardware Integration Guide
Single Mode BLE Module
Americas: +1-800-492-2320 Option 2
Europe: +44-1628-858-940
Hong Kong: +852-2923-0610
www.lairdtech.com/bluetooth
27
CONN-HIG-BL600
The SPI peripheral supports SPI mode 0, 1, 2, and 3.
Table 15: Peripheral supports
Signal Name
Pin No
I/O
Comments
SPI_MOSI
14
O
This interface is an alternate function configurable by
smart BASIC. Default in the FW pin 14 and 16 are inputs.
SPIOPEN() in smart BASIC selects SPI function and changes pin14
and 16 to outputs (when in SPI master mode).
SPI_MISO
15
I
SPI_CLK
16
O
5.7
I2C Interface
The I2C interface is an alternate function on SIO pins, configurable by
smart
BASIC command.
The Two-wire interface can interface a bi-directional wired-OR bus with two lines (SCL, SDA) and has master
/slave topology. The interface is capable of clock stretching. Data rates of 100 kbps and 400 kbps are
supported.
An I2C interface allows multiple masters and slaves to communicate over a shared wired-OR type bus
consisting two lines which normally sit at VCC. The BL600 module can only be configured as an I2C master
with additional constraint that it be the only master on the bus. The SCL is the clock line which is always
sourced by the master and SDA is a bi-directional data line which can be driven by any device on the bus.
IMPORTANT:
It is essential to remember that
pull-up resistors on both SCL and SDA lines are not provided in the module and MUST be
provided external to the module.
Table 16: I2C Interface
Signal Name
Pin No
I/O
Comments
I2C_SDA
12
I/O
This interface is an alternate function on each pin, configurable
by
smart
BASIC. I2COPEN() in
smart
BASIC selects I2C function.
I2C_SCL
13
I/O
5.8
General Purpose I/O, ADC, PWM/FREQ and Quadrature Decoder
5.8.1
GPIO
The 28 SIO pins are configurable by
smart
BASIC. They can be accessed individually. Each has the following
user configured features:
Input/output direction
Output drive strength (standard drive 0.5mA or high drive 5mA)
Note: The
smart
BASIC firmware does support high drive since v1.5.65.0 (Feb. 2014).
Internal pull up and pull down resistors (13K typical) or no pull-up/down
Wake-up from high or low level triggers on all pins