Intel® Server Board SE7505VB2
Functional Architecture
3.1.2.4 I
2
C Bus
The I
2
C bus is used by the system BIOS to retrieve DIMM information needed to program the
MCH memory registers, which are required to boot the system.
The following table provides the I
2
C addresses for each DIMM slot.
Table 3. I
2
C Addresses for Memory Module SMB
Device
Address
DIMM 1A
0xA0
DIMM 1B
0xA2
DIMM 2A
0xA4
DIMM 2B
0xA6
3.1.2.5 DRAM
ECC
The ECC used for DRAM provides Intel x4 SDDC technology for x4 SDRAMs. DRAMs that are
x8 use the same algorithm but will not have Intel x4 SDDC technology, since at most only four
bits can be corrected with this ECC.
The method provides more ECC bits so each ECC word can correct more than a single-bit
failure. This is possible because different mathematical algorithms provide multiple-bit
correction with the right number of data bits and ECC bits. For example, a 144-bit ECC word
that consists of 128 data bits and 16 ECC bits can be used to correct up to 4 bit errors within
certain bit fields of data. These four bits must be adjacent, not random. Even though the ratio of
the ECC bits to data bits is the same as the previous example (16/128 vs. 8/64), the longer ECC
word allows for a correction and detection algorithm that is more efficient.
3.2 The
Intel
®
E7505 Chipset
The Intel Server Board SE7505VB2 is designed around the Intel E7505 chipset. The chipset
provides an integrated I/O bridge and memory controller, and a flexible I/O subsystem core (PCI
/ PCI-X) . This is targeted for multiprocessor systems and standard high-volume servers. The
chipset consists of three components:
MCH: Memory Control Hub.
The MCH accepts access requests from the host
(processor) bus and directs those accesses to memory or to one of the PCI buses. The
MCH monitors the host bus, examining addresses for each request. Accesses may be
directed to a memory request queue for subsequent forwarding to the memory
subsystem, or to an outbound request queue for subsequent forwarding to one of the
PCI buses. The MCH also accepts inbound requests from the P64H2 and the ICH4. The
MCH is responsible for generating the appropriate controls to control data transfer to and
from memory.
P64H2: PCI-X 64bit Hub 2.0 I/O Bridge.
The P64H2 provides the interface for two PCI-
X buses capable of 133MHz operation. The P64H2 is both master and target on both
buses.
Revision 1.2
Intel part number C32194-002
21
