![Infineon OPTIREG TLF30681QVS01 Manual Download Page 36](http://html1.mh-extra.com/html/infineon/optireg-tlf30681qvs01/optireg-tlf30681qvs01_manual_2055183036.webp)
The ENA pin is by default configured to be edge triggered. The device can then only detect an ENA event, if the
voltage on the pin rises from "low" to "high".
If the configuration of the ENA pin is set to level-sensitive, then the device automatically re-enters the ACTIVE
state from any state if the ENA pin is "high". This means that the device automatically returns to ACTIVE state
after a HARD reset event or after entering a LOCKED state with the ENA pin configured to level-sensitive as long
as the ENA pin is "high".
The ENA pin must be "low" as a prerequisite for the device to enter DISABLED state from ACTIVE state. If the
device enters the DISABLED state on an SPI request to
/
, then the device resets the
register to the default value. The device can therefore only recognize an ENA event in DISABLED state if the ENA
pin has a "low" to "high" transition.
5.2.2
Electrical characteristics enable
Table 10
Electrical characteristics enable
T
j
= -40°C to 150°C;
V
R1VSx
= 3.7 V to 35 V; all voltages with respect to ground, positive current flowing into pin
(unless otherwise specified)
Parameter
Symbol
Values
Unit
Note or condition Number
Min.
Typ.
Max.
Enable signal ENA
Input voltage "high"
V
ENA,high
1.30
1.60
2.00
V
V
ENA
increasing
P_5.2.1
Input voltage "low"
V
ENA,low
1.00
1.20
1.40
V
V
ENA
decreasing
P_5.2.2
Input voltage hysteresis
V
ENA,hys
200
375
–
mV
–
P_5.2.8
Input current "high"
I
ENA,high
–
3
5
µA
V
ENA
≥ 2 V
P_5.2.4
Input current "low"
I
ENA,low
–
–
0.1
µA
V
ENA
≤ 1 V
P_5.2.5
Enable signal, filtering time
t
ENA,filt
–
–
20
µs
–
P_5.2.6
Enable signal, detection time
t
ENA,det
40
–
–
µs
–
P_5.2.7
OPTIREG
™
PMIC TLF30681QVS01
Power management IC
Central functions
Datasheet
36
Rev. 1.0
2020-04-08