
34
Tsi620 Evaluation Board User Manual
60D7000_MA001_03
Intergrated Device Technology
www.idt.com
1.5.2
Jumpers
The Tsi620 evaluation board has only one jumper, J6, which is reserved for the future use. This jumper
should be left open for the normal operation.
1.5.3
Push Button and Toggle Switch
Reference Designator
Switch Type
Signal Assignment
Function Description
SW1
Push button
SOFT_RESETN
When the button is pushed, the following
occurs:
• Negative asserted at Tsi620 pin, BLK_RSTN
• Negative asserted at DSP pin, XWRSTN;
and FPGA pin, FPGA_SRSTN
• Negative asserted at GigE PHY VSC8621
pin, SRESETN
SW2
Toggle Switch
POWER_ON/OFF
HotSwap_
OPEN/CLOSE
In
non AMC-Chassis
mode, after +12V applied,
SW2 functions as the power sequencing
ON/OFF switch.
In
AMC-Chassis
mode, SW2 functions as Hot
Swap switch
When switch handler position points to
RJ45
side
, it represents as “Power OFF” or “Hot
Swap Switch Open”.
When switch handler position points to
push
button side
, it represents as “Power ON” or
“Hot Swap Switch Close”.
SW3
Push button
SYSTEM_RESETN
When the button is pushed, the following
occurs:
• Negative asserted FPGA pin, NCONFIG, for
FPGA re-configuration
• Negative asserted FPGA pin, FPGA_HRSTN
• Negative asserted Tsi620 pin, CHIP_RSTN
and TRSTN
• Negative asserted USB_RSTN
• Negative asserted DSP pin, PORSTN
• Negative asserted GigE PHY pin, HRSTN
• Positive asserted U7, 156.25M PLL buffer,
pin MR