
28
Tsi620 Evaluation Board User Manual
60D7000_MA001_03
Intergrated Device Technology
www.idt.com
1.3.6.3
Power Monitoring and Sequencing Control
•
The Actel AFS600 is the on-board power monitor and power-on sequencing controller, and should
be working whenever 12V and 3.3V_MP are available. A 2.5V reference and a couple of
comparators are used to assist the sequencing control.
•
Tsi620 sequencing: 1.5V
1.2V
3.3V
•
TI-DSP sequencing: 1.8V
500uS
CVdd and 1.1V
•
FPGA sequencing: VCCio
VCCcore
•
Proposed sequencing: 12V
5V
1.5V
1.2V
3.3V
2.5V
1.8V
1.1
1.1V_dsp
•
3.3V_MP (100mA) is for AFS600. 3.3VSB is only working in stand-alone mode
The power-up sequencing has four stages:
1. After 3.3V_MP available, the AFS600 system controller is functioning and waiting for +12V from
the AMC backplane once the Hot Swap handler is closed.
2. When +12V is powered up and SW2 is turned on, the AFS600 signals to start +5V, 1.5V, and 1.2V.
3. After 1.2V is powered up, the third power chain, +3.3V, 2.5V, and 1.8V, start to ramp up.
4. When 1.8V power-good is detected, the sequencing control logic turns on the 1.1V_DSP and
1.1V_FPGA rails.
1.3.6.4
Power Consumption Assumption
The real power consumption of PrPMC and FPGA are critical to the power management. An active
cooling fan is required for the FPGA, and passive cooling heat sinks are needed for the DSP and
Tsi620.
•
Assuming the power consumption of PrPMC module is <15W
•
Assuming the power consumption of FPGA is <5W
•
Assuming the power consumption of DSP + DDR2 are <10W
•
Assuming the power consumption of MISC is <10W
•
Assuming the power consumption of Tsi620 is <5W
So, the maximum power consumption allowed for the AMC vertical slot is <15W.