
9.1.7 INITIATOR DETECTED ERROR (05)
This message is sent from an initiator to inform the file that an error has been detected that does not pre-
clude the file from retrying the previous C O M M A N D , D A T A and STATUS phase. The source of the error
may be either related to previous activities on the SCSI bus or may be internal to the initiator and unrelated
to any previous SCSI bus activity
If the initiator intends to send this message, the initiator must assert the A T N signal prior to its release of
ACK for the last byte transferred in the information phase that is to be retried. This provides an interlock
so the file can determine which information phase to retry.
After receiving this message, the file may retry the previous phase by sending a R E S T O R E P O I N T E R S
message to the initiator and then repeating the previous C O M M A N D , DATA, or STATUS phase.
9.1.8 ABORT (06)
This message is sent from the initiator to direct the file to clear the present operation for this initiator and
logical unit, including queued command(s). If a logical unit has been identified, then all pending data and
status for the issuing initiator and this logical unit will be cleared and the file will go to the BUS F R E E
phase. Pending data and status for other logical unit and initiators will not be cleared. If a logical unit has
not been identified, the file will go to the BUS F R E E phase without affecting an operation on any logical
unit for this initiator or any other initiator. In either case, no status or ending message will be sent to the
initiator for this operation.
It is not an error to send the AB O RT message to a logical unit that is not
currently performing an operation for the initiator.
Note:
It is permissible for an initiator to select the file/LUN after the file has disconnected from the initi-
ator, for the purpose of sending an I D E N T I F Y message followed by an AB O RT message. This will abort
the command on the specified logical unit.
9.1.9 MESSAGE REJECT (07)
This message is sent from either the initiator or the file to indicate that the last message received was inap-
propriate or has not been implemented.
If the initiator intends to send this message, the initiator must assert the A T N signal prior to its release of
ACK for the R E Q / A C K handshake of the message byte that is to be rejected. This provides an interlock so
the file can determine which message is rejected.
If the file intends to send this message, the file will change to the MESSAGE IN phase and send the
MESSAGE R E J E C T message to the initiator prior to transferring any additional message bytes (or any
other information phase bytes) from the initiator regardless of A T N signal. This provides an interlock so the
initiator can determine which message is rejected. After the file sends a MESSAGE R E J E C T message and if
A T N signal is still asserted then it shall return to the MESSAGE O U T phase. The subsequent MESSAGE
O U T phase shall begin with the first byte of a message.
9.1.10 NO OPERATION (08)
This message is sent from the initiator to the file when the initiator does not currently have any other valid
message to send. This message is ignored by the file and will not affect any operation.
170
O E M Spec. of DDRS-3xxxx
Summary of Contents for DDRS-39130 - Ultrastar 9.1 GB Hard Drive
Page 2: ......
Page 14: ...4 OEM Spec of DDRS 3xxxx...
Page 15: ...Part 1 Functional Specification Copyright IBM Corp 1997 5...
Page 16: ...6 OEM Spec of DDRS 3xxxx...
Page 18: ...8 OEM Spec of DDRS 3xxxx...
Page 26: ...16 OEM Spec of DDRS 3xxxx...
Page 28: ...18 OEM Spec of DDRS 3xxxx...
Page 30: ...20 OEM Spec of DDRS 3xxxx...
Page 56: ...6 8 1 2 68 pin Model Figure 40 Outline of 68 pin Model 46 OEM Spec of DDRS 3xxxx...
Page 57: ...6 8 1 3 80 pin Model Figure 41 Outline of 80 pin Model Specification 47...
Page 60: ...6 8 3 2 68 pin Model Figure 45 Interface Connector 68 pin Model 50 OEM Spec of DDRS 3xxxx...
Page 61: ...6 8 3 3 80 pin Model Figure 46 Interface Connector 80 pin Model Specification 51...
Page 70: ...60 OEM Spec of DDRS 3xxxx...
Page 71: ...Part 2 SCSI Interface Specification Copyright IBM Corp 1997 61...
Page 72: ...62 OEM Spec of DDRS 3xxxx...
Page 172: ...162 OEM Spec of DDRS 3xxxx...
Page 188: ...178 OEM Spec of DDRS 3xxxx...
Page 208: ...198 OEM Spec of DDRS 3xxxx...
Page 214: ...204 OEM Spec of DDRS 3xxxx...
Page 224: ...214 OEM Spec of DDRS 3xxxx...
Page 228: ...Part Number 00K0097 Published in Japan S00K 0097 03...