![background image](http://html1.mh-extra.com/html/hyundai/hpt-4205/hpt-4205_service-manual_2197045016.webp)
14
Plasma TV Service Manual
14/03/2005
t
d
is in seconds
The TLC77xx has a fixed SENSE threshold voltage set by an internal voltage divider. When SENSE
voltage drops below the threshold voltage, the outputs become active and stay in that state until
SENSE voltage returns above threshold voltage and the delay time, t
d
, has expired.
In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down
control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The
voltage monitor contains additional logic intended for control of static memories with battery backup
during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the
TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the
microprocessor (see Figure 10), the memory circuit is automatically disabled during a power loss. (In
this application the TLC77xx power has to be supplied by the battery.)
The TLC77xxQ is characterized for operation over a temperature range of
4 C to 125 C, and the
TLC77xxI is characterized for operation over a temperature range of
40 C to 85 C.
12.11.2. 74LVC257A
12.11.3. Features
Wide supply voltage range of 1.2 to 3.6 V
In accordance with JEDEC standard no. 8-1A
CMOS lower power consumption
Direct interface with TTL levels
Output drive capability 50 _ transmission lines at 85°C
5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic
12.11.4. Description
The 74LVC257A is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to
most advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3V or 5.0V devices. In 3-State operation, outputs can handle 5V. This
feature allows the use of these devices as translators in a mixed 3.3V/5V environment.
The 74LVC257A is a quad 2-input multiplexer with 3-state outputs, which select 4 bits of data from two
sources and are controlled by a common data select input (S). The data inputs from source 0 (1l 0 to 4l
0) are selected when input S is LOW and the data inputs from source 1 (1l 1 to 4l 1 ) are selected when
S in HIGH. Data appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs.
The 74LVC257A is the logic implementation of a 4-pole, 2-position switch, where the position of the
switch is determined by the logic levels applied to S. The outputs are forced to a high impedance OFF-
state when OE is HIGH.
12.11.5. Pin Description
PIN NUMBER
SYMBOL
DESCRIPTION
1
S
Common data select input
2, 5, 11, 14
1
|
0
to 4
|
0
Data inputs from source 0
3, 6, 10, 13
1
|
1
to 4
|
1
Data outputs from source 1
4,7,9,12
1Y to 4Y
3-State multiplexer outputs
8
GND
Ground (0V)
15
OE
3-State output enable input (active LOW)
16
V
cc
Positive supply voltage
12.12. 74LVC14A
12.12.1. Features
Wide supply voltage range of 1.2 to 3.6 V
In accordance with JEDEC standard no. 8-1A
Inputs accept voltages up to 5.5 V
CMOS low power consumption
Direct interface with TTL levels
Summary of Contents for HPT-4205
Page 1: ...42 PLASMA TV Built in Tuner SERVICE MANUAL...
Page 56: ...54 Plasma TV Service Manual 14 03 2005 15 CIRCUIT DIAGRAMS...
Page 57: ...55 Plasma TV Service Manual 14 03 2005...
Page 58: ...56 Plasma TV Service Manual 14 03 2005...
Page 59: ...57 Plasma TV Service Manual 14 03 2005...
Page 60: ...58 Plasma TV Service Manual 14 03 2005...
Page 61: ...59 Plasma TV Service Manual 14 03 2005...
Page 62: ...60 Plasma TV Service Manual 14 03 2005...
Page 63: ...61 Plasma TV Service Manual 14 03 2005...