Hitachi IC25N010ATCS04, Specifications

Page: 83 / 217

10.7 Drive Address Register
-DS0 -DS1 -H0 -H1 -H2 -H3 -WTG HIZ
0 1 2 3 4 5 6 7
Drive Address Register
Figure 53. Drive Address Register
This register contains the inverted drive select and head select addresses of the currently selected drive.
Bit Definitions
-Drive Select 0. The Drive Select bit for device 0 is active low. DS0 = 0 when device
0 (master) is selected and active. -DS0
-Drive Select 1. The Drive Select bit for device 1 is active low. DS1 = 0 when
device 1 (slave) is selected and active. -DS1
-Head Select. These four bits are the one's complement of the binary coded
address of the currently selected head. Bit -H0 is the least significant. -H3, -H2, -H1, -H0
-Write Gate. This bit is 0 when writing to the disk device is in progress. -WTG
High Impedance. This bit is not a device and will always be in a high impedance
state. HIZ
10.8 Device/Head Register
HS0 HS1 HS2 HS3 DRV 1 L 1
0 1 2 3 4 5 6 7
Device/Head Register
Figure 54. Device/Head Register
This register contains the device and head numbers.
Bit Definitions
Head Select. These four bits indicate the binary encoded address of the head. Bit
HS0 is the least significant bit. At command completion, these bits are updated to
reflect the currently selected head. The head number may be from zero to the
number of heads minus one. In LBA mode, HS3 through HS0 contain bits 24–27 of
the LBA. At command completion, these bits are updated to reflect the current LBA
bits 24–27. HS3, HS2, HS0
Device. When DRV = 0, device 0 (master) is selected. When DRV = 1, device 1
(Slave) is selected. DRV
Binary encoded address mode select. When L = 0, addressing is by CHS mode.
When L = 1, addressing is by LBA mode. L
Hitachi Travelstar 60GH & 40GN hard disk drive specifications
70