Hitachi IC25N010ATCS04, Specifications

Page: 63 / 217

7.9 Ultra DMA timings
The Ultra DMA timings meet Mode 0, 1, 2, 3, 4, and 5 of the Ultra DMA Protocol.
7.9.1 Initiating Read DMA
DSTROBE
HDMARDY-
DMACK-
DMARQ
STOP
tUI
tACK tENV
tACK tENV
tZIORDY
tFS tCYC
t2CYC
DD(15:0)
tAZD
tAZ
xxxxxxxxxxxxxxxxxxxxxxxxx xxx xxx xxx
Host drives DD Device drives DD
tDH
tDS
RD Data RD Data
RD Data
tCYC
– 4.8 – 5 – 5 – 5 – 5 – 5 Data hold time at host tDH
– 4.8 – 5 – 7 – 7 – 10 – 15 Data setup time at host tDS
– 0 – 0 – 0 – 0 – 0 – 0 Drivers to assert tZAD
10 10 – 10 – 10 – 10 – 10 –
Maximum time allowed for
output drivers to release tAZ
- 38 – 57 – 86 – 115 – 154 – 230 Two cycle time t2CYC
– 16.8 – 25 – 39 – 54 – 73 – 112 Cycle time tCYC
90 – 120 0 130 0 170 0 200 0 230 0 First DSTROBE time tFS
– 0 – 0 – 0 – 0 – 0 – 0
Minimum time before
driving IORDY tZIORDY
50 20 55 20 55 20 70 20 70 20 70 20 Envelope time tENV
– 20 – 20 – 20 – 20 – 20 – 20 Setup time for DMACK- tACK
– 0 – 0 – 0 – 0 – 0 – 0 Unlimited interlock time tUI
MAX
(ns)
MIN
(ns) MAX
(ns)
MIN
(ns) MAX
(ns)
MIN
(ns) MAX
(ns)
MIN
(ns) MAX
(ns)
MIN
(ns) MAX
(ns)
MIN
(ns)
MODE 5 MODE 4 MODE 3 MODE 2 MODE 1 MODE 0
PARAMETER DESCRIPTION
Figure 40. Ultra DMA cycle timings (Initiating Read)
Hitachi Travelstar 60GH & 40GN hard disk drive specifications
50