
3307800
Page 11
2.3.2 DDR2 Memory Controller
All processors supported by the 3307800 CPU card have their own DDR2 memory
controller. The DDR2 controller has the following features:
Low-latency, high-bandwidth
667MHz 128-bit DDR2 SDRAM controller
Supports up to two un-buffered DDR2 SO-DIMM
Each SO-DIMM has a maximum capacity of 2GB
The DDR2 controller on the processor is interfaced to two SO-DIMM sockets on the
3307800.
Figure 2-4: SO-DIMM Sockets
2.3.3 Processor Electrical Interfaces
The supported processors have the following electrical interfaces:
HyperTransport™ technology: LVDS-like differential, unidirectional
DDR2 SDRAM: SSTL_1.8 per JEDEC specification
Clock, reset, and test signals also use DDR2
SDRAM-like electrical specifications.
Summary of Contents for 3307800
Page 1: ...User s Manual Single Board Computer 3307800 Version 1 0 June 2007 ...
Page 14: ......
Page 15: ...Page xvi THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 16: ...3307800 Page 1 1 Introduction Chapter 1 ...
Page 22: ...3307800 Page 7 2 Detailed Specifications Chapter 2 ...
Page 47: ...3307800 Page 32 3 Unpacking Chapter 3 ...
Page 52: ...3307800 Page 37 THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 53: ...3307800 Page 38 4 Connector Pinouts Chapter 4 ...
Page 68: ...3307800 Page 53 Figure 4 9 Mini PCI Slot Location ...
Page 87: ...3307800 Page 72 5 Installation Chapter 5 ...
Page 114: ...3307800 Page 99 THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 115: ...3307800 Page 100 ...
Page 116: ...3307800 Page 101 A DIO Interface Appendix B ...
Page 119: ...3307800 Page 104 THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 120: ...3307800 Page 105 B Watchdog Timer Appendix C ...
Page 122: ...3307800 Page 107 ...
Page 124: ...3307800 Page 109 THIS PAGE IS INTENTIONALLY LEFT BLANK ...
Page 125: ...3307800 Page 110 C Address Mapping Appendix D ...
Page 128: ...3307800 Page 113 THIS PAGE IS INTENTIONALLY LEFT BLANK ...