Copyright
©
2018
congatec
AG
TR44m17
47/65
Table 19
LVDS Signal Descriptions
Signal
Pin # Description
I/O
PU/PD
Comment
LVDS_A0-
LVDS_A1-
LVDS_A2-
LVDS_A3-
A71
A72
A73
A74
A75
A76
A78
A79
LVDS Channel A differential pairs
O LVDS
LV
LVDS_A_CK-
A81
A82
LVDS Channel A differential clock
O LVDS
LVDS_B0-
LVDS_B1-
LVDS_B2-
LVDS_B3-
B71
B72
B73
B74
B75
B76
B77
B78
LVDS Channel B differential pairs
O LVDS
LV
LVDS_B_CK-
B81
B82
LVDS Channel B differential clock
O LVDS
LVDS_VDD_EN
A77
LVDS panel power enable
O 3.3V
PD 10K
LVDS_BKLT_EN
B79
LVDS panel backlight enable
O 3.3V
PD 10K
LVDS_BKLT_CTRL
B83
LVDS panel backlight brightness control
O 3.3V
LVDS_I2C_CK
A83
DDC lines used for flat panel detection and control.
OD 3.3V
PU 2.2K 3.3V
LVDS_I2C_DAT
A84
DDC lines used for flat panel detection and control.
I/OD 3.3V PU 2.2K 3.3V
Table 20
UART Interface Signal Descriptions
Signal
Pin #
Description
I/O
PU/PD
Comment
SER0_TX
A98
General purpose serial port transmitter
O 3.3V
Signal is driven to logic 1 only. External PD is required.
SER1_TX
A101
General purpose serial port transmitter
O 3.3V
Signal is driven to logic 1 only. External PD is required.
SER0_RX
A99
General purpose serial port receiver
I 3.3V
PU 47K 3.3V
SER1_RX
A102
General purpose serial port receiver
I 3.3V
PU 47K 3.3V
