Copyright
©
2018
congatec
AG
TR44m17
58/65
Signal
Pin # Description
I/O
PU/PD
Comment
TMD
TMDS2_CLK -
D49
D50
HDMI/DVI TMDS Clock output differential pair..
Multiplexed with DDI and DDI2_PAIR3-.
O PCIE
TMDS
TMDS2_DATA0-
D46
D47
HDMI/DVI TMDS differential pair.
Multiplexed with DDI and DDI2_PAIR2-.
O PCIE
TMDS
TMDS2_DATA1-
D42
D43
HDMI/DVI TMDS differential pair.
Multiplexed with DDI and DDI2_PAIR1-.
O PCIE
TMDS
TMDS2_DATA2-
D39
D40
HDMI/DVI TMDS differential pair.
Multiplexed with DDI and DDI2_PAIR0-..
O PCIE
HDMI2_HPD
D44
HDMI/DVI Hot-plug detect. Multiplexed with DDI2_HPD
I PCIE
PD 100K
HDMI2_CTRLCLK
C32
HDMI/DVI I
2
C Control Clock
Multiplexed with DDI2_CTRL
OD 3.3V
PD 100K
2.2k to 3.3V Pull-up must be implemented on
the carrier board.
HDM12_CTRLDATA
C33
HDMI/DVI I
2
C Control Data
Multiplexed with DDI2_CTRLDATA_AUX-
I/OD 3.3V PU 100K
3.3V
2.2k to 3.3V Pull-up must be implemented on
the carrier board.
TMD
TMDS3_CLK -
C49
C50
HDMI/DVI TMDS Clock output differential pair..
Multiplexed with DDI and DDI3_PAIR3-.
O PCIE
TMDS
TMDS3_DATA0-
C46
C47
HDMI/DVI TMDS differential pair.
Multiplexed with DDI and DDI3_PAIR2-.
O PCIE
TMDS
TMDS3_DATA1-
C42
C43
HDMI/DVI TMDS differential pair.
Multiplexed with DDI and DDI3_PAIR1-..
O PCIE
TMDS
TMDS3_DATA2-
C39
C40
HDMI/DVI TMDS differential pair.
Multiplexed with DDI and DDI3_PAIR0-.
O PCIE
HDMI3_HPD
C44
HDMI/DVI Hot-plug detect. Multiplexed with DDI3_HPD.
I PCIE
PD 100K
HDMI3_CTRLCLK
C36
HDMI/DVI I
2
C Control Clock. Multiplexed with DDI3_CTRL
OD 3.3V
PD 100K
2.2k to 3.3V Pull-up should be implemented on
the carrier board.
HDMI3_CTRLDATA
C37
HDMI/DVI I
2
C Control Data. Multiplexed with DDI3_CTRLDATA_AUX-
I/OD 3.3V PU 100K
3.3V
2.2k to 3.3V Pull-up should be implemented on
the carrier board.
Note
To support the HDMI interface, an external level translator/shifter (e.g. PTN3360D) should be implemented on the user’s baseboard.