© Cobham Gaisler AB
Kungsgatan 12 | SE-411 19 Goteborg | Sweden
+46 31 7758650 | www.caes.com/gaisler
35
GR-CPCIS-XCKU
Document Data Sheet & User Manual
Feb 2022, Version 1.2
•
GR716 Bootstrap signals / refer to [RD4] for detailed explanation of functions
•
FPGA configuration options / refer to configuration documentation for Xilinx Ultrascale
FPGA’s
•
Backplane interface pull-ups / refer to the Schematics, [RD1]
These signals and their meaning are listed below, together with the suggested default configuration.
Table 13
Board Default Jumper Settings
Jumper
Function
Type
Default
JP1
GR716 GPIO0
Disable EDAC
3 pin header
Pull-up: Install 1-2
JP2
GR716 GPIO17
Bypass InternalBoot PROM
3 pin header
Pull-Down: Install 2-3
JP3
GR716 GPIO62
Enable memory Test
3 pin header
Pull-Down: Install 2-3
JP4
GR716 GPIO63
Redundant memory available
3 pin header
Pull-Down: Install 2-3
JP5
GR716 DSUTX
Copy ASW image
3 pin header
Pull-Down: Install 2-3
JP6
GR716 SPIM-MOSI
Remote access/Boot from memory
3 pin header
Pull-Down: Install 2-3
JP7
GR716 SPIM_SCK
Boot source 0
3 pin header
Pull-Down: Install 2-3
JP8
GR716 SPIM_Sel
Boot source 1
3 pin header
Pull-Down: Install 2-3
JP9
FPGA MODE[2..0]
SetsFPGA configuration mode pins
2x3pin header Set Master SPI mode to
automatically load configuration
from SPI prom if this has been
previously programmed.
=> “001”
1-2 & 3-4, open
5-6 Closed
JP10
SMAP PULL-Ups
1-2 apply pull-down for SDRSTN
3-4 apply pull-up for SDCS
5-6 apply pull-up for SD3
7-8 apply pull-up for SD2
2x4pin header
1-2: Open
3-4: Closed
5-6: Closed
7-8: Closed
JP11
Backplane I2C
1-2 apply pull-up for SCL
3-4 apply pull-up for SDA
5-6 connect SCLto backplane
7-8 connect SDA to backplane
2x4pin header
1-2, 3-4, 5-6, 7-8: Closed
JP12
Backplane SGPIO
1-2 apply pull-up forSDI
3-4 apply pull-up for SDO
5-6 apply pull-up for SCL
7-8 apply pull-up for SL
2x4pin header 1-2, 3-4, 5-6, 7-8: Closed
JP13
FTDI Port A
Install the jumpers to conect the JTAG
interface from the FMC to the FTDI
serial interface circuit
2x4pin header 1-2, 3-4, 5-6, 7-8: Closed
JP14
FTDI Port B
Install the jumpers to conect the DSU
UARTinterface from the GR716 FTDI
2x4pin header 1-2, 3-4 closed
5-6, 7-8: don’t-care