
REF: BB_SRM_xM
BeagleBoard-xM System
Reference Manual
Revision C2
Page 89 of 163
7.17.1
Processor LCD Interface
The main driver for the DVI-D interface originates at the processor via the
DSS
pins. The
PROCESSOR provides 24 bits of data to the DVI-D framer chip,
TFP410
. There are
three other signals used to control the DVI-D that originate at the processor. These are
I2C3_SCL, I2C3_SDA, and GPIO_170. All of the signals used are described in
Table
14.
Table 14.
Processor LCD Signals
Signal
Description
Type
Ball
(Legacy)
Ball
(720p)
dss_pclk
LCD Pixel Clock
O
D28
D28
dss_hsync
LCD Horizontal Synchronization
O
D26
D26
dss_vsync
LCD Vertical Synchronization
O
D27
D27
dss_acbias
Pixel data enable (TFT) output
O
E27
E27
dss_data0
LCD Pixel Data bit 0
BLUE0
O
AG22
H26
dss_data1
LCD Pixel Data bit 1
BLUE1
O
AH22
H25
dss_data2
LCD Pixel Data bit 2
BLUE2
O
AG23
E28
dss_data3
LCD Pixel Data bit 3
BLUE3
O
AH23
J26
dss_data4
LCD Pixel Data bit 4
BLUE4
O
AG24
AC27
dss_data5
LCD Pixel Data bit 5
BLUE5
O
AH24
AC28
dss_data6
LCD Pixel Data bit 6
BLUE6
O
E26
E26
dss_data7
LCD Pixel Data bit 7
BLUE7
O
F28
F28
dss_data8
LCD Pixel Data bit 8
GREEN0
O
F27
F27
dss_data9
LCD Pixel Data bit 9
GREEN1
O
G26
G26
dss_data10
LCD Pixel Data bit 10
GREEN2
O
AD28
AD28
dss_data11
LCD Pixel Data bit 11
GREEN3
O
AD27
AD27
dss_data12
LCD Pixel Data bit 12
GREEN4
O
AB28
AB28
dss_data13
LCD Pixel Data bit 13
GREEN5
O
AB2
AB2
dss_data14
LCD Pixel Data bit 14
GREEN6
O
AA28
AA28
dss_data15
LCD Pixel Data bit 15
GREEN7
O
AA27
AA27
dss_data16
LCD Pixel Data bit 16
RED0
O
G25
G25
dss_data17
LCD Pixel Data bit 17
RED1
O
H27
H27
dss_data18
LCD Pixel Data bit 18
RED2
O
H26
AH26
dss_data19
LCD Pixel Data bit 19
RED3
O
H25
AG26
dss_data20
LCD Pixel Data bit 20
RED4
O
E28
AF18
dss_data21
LCD Pixel Data bit 21
RED5
O
J26
AF19
dss_data22
LCD Pixel Data bit 22
RED6
O
AC27
AE21
dss_data23
LCD Pixel Data bit 23
RED7
O
AC28
AF21
GPIO_170
Powers down the TFP410 when
Lo. TFP410 is active when Hi.
O
J25
I2C3_SCL
I2C3 clock line. Used to
communicate with the monitor to
determine setting information.
I/O
AF14
AF14
I2C3_SDA
I2C3 data line. Used to
communicate with the monitor to
determine setting information.
I/O
AG14
AG14
10ohm series resistors are provide in the signal path to minimize reflections in the high
frequency signals from the processor to the
TFP410
. These resistors are in the form of
Summary of Contents for XM C2
Page 152: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 152 of 163 ...
Page 153: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 153 of 163 ...
Page 154: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 154 of 163 ...
Page 155: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 155 of 163 ...
Page 156: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 156 of 163 ...
Page 157: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 157 of 163 ...
Page 158: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 158 of 163 ...
Page 159: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 159 of 163 ...
Page 160: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 160 of 163 ...
Page 161: ...REF BB_SRM_xM BeagleBoard xM System Reference Manual Revision C2 Page 161 of 163 ...