Page 26
3.4.5
Voltage Level Translation (1.8V / 3.3V)
SPI1 and UART2 interfaces plus two GPIOs (GPIO93 and GPIO95) from the WNC module are
level-shifted to 3.3V levels by Fairchild FXLA108BQX octal bi-directional level-translator device
In addition, the I2C peripheral interface bus from the WNC module is also level-shifted, using
an FXMA2102L8X 2-bit level-translator that is compatible for use with open-collector outputs
The level-shifted 3.3V signals are routed to the following connectors:
the Pmod-compatible 2x6 peripheral connector (J8) and
the Software Debug UART 3-pin header connector (J9)
Summary of Contents for AES-ATT-M18QWG-SK-G
Page 12: ...Page 12 2 2 LTE IoT System Board Block Diagram Figure 2 LTE IoT System Board Block Diagram ...
Page 15: ...Page 15 Figure 6 Use Cases for Avnet LTE IoT Boards ...
Page 20: ...Page 20 Figure 10 Expansion Connector Pin Numbering ...
Page 35: ...Page 35 ...
Page 41: ...Page 41 ...
Page 46: ...Page 46 ...