Artesyn Embedded Technology ATCA-7490, Installation And Use Manual

Page: 160 / 372

Maps and Registers
ATCA-7490 Installation and Use (6806800U11F )
160
5.1.16 S-States Control Register
IPMC can initiate S-State transitions:

S0 to S3. Triggered with SCI low pulse

S3, S4 or S5 to S0: Triggered with short PWRBTN low pulse

S0 to S5: Trigger graceful Shutdown with short PWRBTN low pulse

S0 to S5: Trigger forced Shutdown with long PWRBTN low pulse
5.1.17 NMI Control Status Registers
IPMC can initiate a NMI. Host can identify NMI comes from IPMC.
Table 5-70 S-States Control Register
Address Offset: 0x1F
Bit Description Default Access
0 SCI pulse generation. Minimum low pulse width is 45ms:
0: No action
1: Generate SCI low pulse. Trigger S0 -> S3 transition - IPMC: w
1 PWRBTN pulse generation. Minimum low pulse width is 32ms:
0: No action
1: Generate PWRBTN low pulse. Trigger S3/S5 -> S0 transition
or when in S0 a “graceful” shutdown is triggered. - IPMC: w
2 Power Button Override Function. PWRBTN low pulse is 5s.
0: No action
1: Generate PWRBTN long low pulse. Forced transition to S5. - IPMC: w
7:3 Reserved - -