ADLINK Technology COM Express cExpress-TL, User Manual

Page: 32 / 69

cExpress-TL User’s Guide PICMG COM.0 R3.0
Page 32 Copyright © 2021 ADLINK Technology, Inc.
4.3.6 PCI Express
Name Pin # Description I/O PU / PD Comment
P
PCIE_TX0- A68
A69 PCI Express channel 0, Transmit Output differential pair. O PCIE AC coupled on Module
P
PCIE_RX0- B68
B69 PCI Express channel 0, Receive Input differential pair. I PCIE AC coupled off Module
P
PCIE_TX1- A64
A65 PCI Express channel 1, Transmit Output differential pair. O PCIE AC coupled on Module
P
PCIE_RX1- B64
B65 PCI Express channel 1, Receive Input differential pair. I PCIE AC coupled off Module
P
PCIE_TX2- A61
A62 PCI Express channel 2, Transmit Output differential pair. O PCIE AC coupled on Module
P
PCIE_RX2- B61
B62 PCI Express channel 2, Receive Input differential pair. I PCIE AC coupled off Module
P
PCIE_TX3- A58
A59 PCI Express channel 3, Transmit Output differential pair. O PCIE AC coupled on Module
P
PCIE_RX3- B58
B59 PCI Express channel 3, Receive Input differential pair. I PCIE AC coupled off Module
P
PCIE_TX4- A55
A56 PCI Express channel 4, Transmit Output differential pair. O PCIE AC coupled on Module
P
PCIE_RX4- B55
B56 PCI Express channel 4, Receive Input differential pair. I PCIE AC coupled off Module
P
PCIE_TX5- A52
A53 PCI Express channel 5, Transmit Output differential pair. O PCIE AC coupled on Module
By a PCIe switch, project basis
P
PCIE_RX5- B52
B53 PCI Express channel 5, Receive Input differential pair. I PCIE AC coupled off Module
By a PCIe switch, project basis
PCIE_
PCIE_CLK_REF- A88
A89 PCI Express Reference Clock output for all PCI Express and PCI
Express Graphics Lanes. O PCIE
Note : PCIe Lane 5, 6, 7 are supported by PCIe switch, by project basis