SERIES PMC230 PCI MEZZANINE CARD 16-BIT HIGH-DENSITY ANALOG OUTPUT MODULE
___________________________________________________________________________________________
- 4 -
The dense packing of the PMC modules to the carrier/CPU
board restricts air flow within the card cage and is cause for
concern. Adequate air circulation must be provided to prevent a
temperature rise above the maximum operating temperature and to
prolong the life of the electronics. If the installation is in an industrial
environment and the board is exposed to environmental air, careful
consideration should be given to air-filtering.
BOARD CONFIGURATION
The board may be configured differently, depending on the
application. Jumper settings are discussed in the following sections.
The jumper locations are shown in Drawing 4501-863.
Remove power from the board when configuring hardware
jumpers, installing PMC modules, cables, termination panels, and
field wiring. Refer to Mechanical Assembly Drawing 4501-859 and
the following paragraphs for configuration and assembly
instructions.
Default Hardware Jumper Configuration
The board is shipped from the factory, configured as follows:
•
Each analog output range is configured for a bipolar output with
a 20 volt span (i.e. a DAC output range of -10 to +10 Volts).
•
The default programmable software control register bits at
power-up are described in section 3. The control registers
must be programmed to the desired mode before starting DAC
analog output conversions.
Analog Output Ranges and Corresponding Digital Codes
The PMC230 is designed to accept positive-true binary two’s
complement (BTC) input codes which are compatible with bipolar
analog output operation. Table 2.1 indicates the relationship
between the data format and the ideal analog output voltage for each
of the analog output ranges. Selection of an analog output range is
implemented via the jumper settings given in Table 2.2.
Table 2.1: Full-Scale Ranges and Ideal Analog Output
DESCRIPTION
Digital
Output
Code
ANALOG OUTPUT
Output Range
±
10V
0 to 10V
±
5V
LSB (Least
Significant Bit)
Weight
305
μ
V 153
μ
V 153
μ
V
+ Full Scale
Minus One LSB
7FFF
H
9.999695
Volts
9.999847
Volts
4.999847
Volts
Midscale
0000
H
0V
1
5V
1
0V
1
One LSB Below
Midscale
FFFF
H
-305
μ
V
4.999847
Volts
-153
μ
V
- Full Scale
8000
H
-10V 0V -5V
Notes (Table2.1):
1. Upon power-up or software reset the bipolar ranges will output
0 volts while the unipolar range will output 5 volts.
Analog Output Range Hardware Jumper Configuration
The output range of the DACs are individually programmed via
hardware jumpers J3 to J10. Jumpers J3 to J10 are used to control
channels 0 to 7, respectively. The jumpers control the output voltage
span and the selection of unipolar or bipolar output ranges. J3 to
J10 pins 1 and 2 control the selection of unipolar or bipolar output
ranges. J3 to J10 pins 3 and 4 control the selection of output
voltage span. The configuration of the jumpers for the different
ranges is shown in Table 2.2. “ON” means that the pins are shorted
together with a shorting clip. “OFF” means that the clip has been
removed. The individual jumper locations are shown in Drawing
4501-863.
Table 2.2: Analog Output Range Selections/Jumper Settings
Desired
ADC Output
Range (VDC)
Output
Span
(Volts)
Required
Output
Type
J3 to J10
Pins (1&2)
J3 to J10
Pins (3&4)
-5 to +5
10
Bipolar
ON
ON
-10 to +10**
20
Bipolar
ON
OFF
0 to +10
10
Unipolar
OFF
ON
**
The board is shipped with the default jumper setting for the
±
10
volt DAC output range.
Software Configuration
Software configurable control registers are provided for control of
external trigger mode and conversion mode selection. No hardware
jumpers are required for control of these functions. These control
registers must also be configured as desired before starting DAC
analog output conversions. Refer to section 3 for programming
details.
CONNECTORS
Front Panel Field I/O Connector P1
The front panel connector P1 provides the field I/O interface
connections. P1 is a SCSI-2 50-pin female connector (AMP
787082-5 or equivalent) employing latch blocks and 30 micron gold
in the mating area (per MIL-G-45204, Type II, Grade C). Connects
to Acromag termination panel 5025-552 from the front panel via
round shielded cable (Model 5028-187).
Front panel connector P1 pin assignments are shown in Table
2.3. When reading Table 2.3 note that channel designations are
abbreviated to save space. For example, channel 0 is abbreviated
as "+CH00" & “-CH00" for the + & - connections, respectively.
Further, note the output signals all have the same ground reference
(“-CH00” and the minus leads of all other channels are connected to
analog common on the module).
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com