![ZiLOG Z8018 Series Скачать руководство пользователя страница 79](http://html1.mh-extra.com/html/zilog/z8018-series/z8018-series_user-manual_3748057079.webp)
Z8018x
Family MPU User Manual
UM005004-0918
65
Packages not containing an A19 pin or situations using TOUT
instead of A18 yield an address capable of only addressing 512K
of physical space.
Interrupts
The Z8X180 CPU has twelve interrupt sources, 4 external and 8 internal,
with fixed priority. (Reference Figure 31.)
This section explains the CPU registers associated with interrupt
processing, the TRAP interrupt, interrupt response modes, and the
external interrupts. The detailed discussion of internal interrupt
generation (except TRAP) is presented in the appropriate hardware
section (that is, PRT, DMAC, ASCI, and CSI/O).
Figure 31. Interrupt Sources
Interrupt Control Registers and Flags. The Z8X180 has three registers and
two flags which are associated with interrupt processing.
Note:
Higher
Priority
Lower
Priority
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
TRAP (Undefined Op Code Trap)
NMI (Non Maskable Interrupt)
INT0 (Maskable Interrupt Level 0)
INT1 (Maskable Interrupt Level 1)
INT2 (Maskable Interrupt Level 2)
Timer 0
Timer 1
DMA channel 0
DMA channel 1
Clocked Serial I/O Port
Asynchronous SCI channel 0
Asynchronous SCI channel 1
Internal Interrupt
External Interrupt
Internal Interrupt
Содержание Z8018 Series
Страница 1: ...www zilog com Z8018x Family MPU User Manual UM005004 0918...
Страница 206: ...Z8018x Family MPU User Manual 192 UM005004 0918...
Страница 220: ...Z8018x Family MPU User Manual 206 UM005004 0918...
Страница 250: ...Z8018x Family MPU User Manual 236 UM005004 0918...
Страница 260: ...Z8018x Family MPU User Manual 246 UM005004 0918...
Страница 300: ...Z8018x Family MPU User Manual 286 UM005004 0918...
Страница 306: ...Z8018x Family MPU User Manual 292 UM005004 0918...