ML623 Board User Guide
www.xilinx.com
25
UG724 (v1.1) September 15, 2010
Detailed Description
GTX Transceiver Clock Input SMAs
[
Figure 1-2
, callout
19
]
The ML623 board provides differential SMA connectors that can be used for connecting an
external function generator to all GTX transceiver reference clock inputs of the FPGA. The
FPGA reference clock pins are connected to the SMA connectors as shown in
Table 1-14
.
B5
116_RX3_P
J143
9,846
B6
116_RX3_N
J142
9,837
A3
116_TX3_P
J140
10,663
A4
116_TX3_N
J139
10,659
Table 1-13:
GTX Transceiver Pins
(Cont’d)
FPGA Pin
Net Name
SMA Connector
Trace Length (Mils)
Table 1-14:
GTX Transceiver Clock Inputs to the FPGA
FPGA Pin
Net Name
SMA Connector
AK6
112_REFCLK0_P
J59
AK5
112_REFCLK0_N
J60
AH6
112_REFCLK1_P
J49
AH5
112_REFCLK1_N
J50
AD6
113_REFCLK0_P
J70
AD5
113_REFCLK0_N
J61
AB6
113_REFCLK1_P
J72
AB5
113_REFCLK1_N
J71
V6
114_REFCLK0_P
J90
V5
114_REFCLK0_N
J81
T6
114_REFCLK1_P
J92
T5
114_REFCLK1_N
J91
P6
115_REFCLK0_P
J125
P5
115_REFCLK0_N
J124
M6
115_REFCLK1_P
J123
M5
115_REFCLK1_N
J106
H6
116_REFCLK0_P
J156
H5
116_REFCLK0_N
J148
F6
116_REFCLK1_P
J138
F5
116_REFCLK1_N
J137