24
www.xilinx.com
ML623 Board User Guide
UG724 (v1.1) September 15, 2010
Chapter 1:
ML623 Board Features and Operation
T2
114_TX2_N
J97
4,625
R3
114_RX3_P
J96
5,068
R4
114_RX3_N
J95
5,075
P1
114_TX3_P
J94
5,614
P2
114_TX3_N
J93
5,619
N3
115_RX0_P
J136
6,166
N4
115_RX0_N
J135
6,172
M1
115_TX0_P
J134
6,678
M2
115_TX0_N
J133
6,676
L3
115_RX1_P
J130
7,150
L4
115_RX1_N
J128
7,156
K1
115_TX1_P
J127
7,640
K2
115_TX1_N
J126
7,650
K5
115_RX2_P
J120
6,957
K6
115_RX2_N
J121
6,964
H1
115_TX2_P
J118
7,669
H2
115_TX2_N
J117
7,665
J3
115_RX3_P
J116
7,397
J4
115_RX3_N
J114
7,387
F1
115_TX3_P
J111
7,626
F2
115_TX3_N
J110
7,634
G3
116_RX0_P
J157
8,171
G4
116_RX0_N
J155
8,181
D1
116_TX0_P
J154
8,113
D2
116_TX0_N
J153
8,111
E3
116_RX1_P
J152
9,019
E4
116_RX1_N
J151
9,028
C3
116_TX1_P
J150
9,203
C4
116_TX1_N
J149
9,198
D5
116_RX2_P
J147
9,536
D6
116_RX2_N
J146
9,548
B1
116_TX2_P
J145
10,015
B2
116_TX2_N
J144
10,018
Table 1-13:
GTX Transceiver Pins
(Cont’d)
FPGA Pin
Net Name
SMA Connector
Trace Length (Mils)