
ML401/ML402/ML403 Evaluation Platform
23
UG080 (v2.5) May 24, 2006
Detailed Description
R
Table 11:
Additional Expansion I/O Connections
Header Pin
Label
FPGA Pin
Description
J3, Pin 1
VCC5
N/A
5V Power Supply
J3, Pin 2
VCC5
N/A
5V Power Supply
J3, Pin 3
VCC5
N/A
5V Power Supply
J3, Pin 4
VCC5
N/A
5V Power Supply
J3, Pin 5
NC
N/A
Not Connected
J3, Pin 6
VCC3V3
N/A
3.3V Power Supply
J3, Pin 7
VCC3V3
N/A
3.3V Power Supply
J3, Pin 8
VCC3V3
N/A
3.3V Power Supply
J3, Pin 9
VCC3V3
N/A
3.3V Power Supply
J3, Pin 10
NC
N/A
Not Connected
J3, Pin 11
TMS
N/A
Expansion TMS
J3, Pin 12
TCK
N/A
Expansion TCK
J3, Pin 13
TDO
N/A
Expansion TDO
J3, Pin 14
TDI
N/A
Expansion TDI
J3, Pin 15
LED North
E2
LED North
J3, Pin 16
GPIO Switch North
E7
GPIO Switch North
J3, Pin 17
LED Center
C6
LED Center
J3, Pin 18
GPIO Switch Center
B6
GPIO Switch Center
J3, Pin 19
LED West
F9
LED West
J3, Pin 20
GPIO Switch West
E9
GPIO Switch West
J3, Pin 21
LED South
A5
LED South
J3, Pin 22
GPIO Switch South
A6
GPIO Switch South
J3, Pin 23
LED East
E10
LED East
J3, Pin 24
GPIO Switch East
F10
GPIO Switch East
J3, Pin 25
GPIO LED 0
G5
GPIO LED 0
J3, Pin 26
GPIO LED 1
G6
GPIO LED 1
J3, Pin 27
GPIO LED 2
A11
GPIO LED 2
J3, Pin 28
GPIO LED 3
A12
GPIO LED 3
J3, Pin 29
NC
N/A
Not Connected
J3, Pin 30
NC
N/A
Not Connected
J3, Pin 31
EXP_IIC_SCL
A17
Expansion IIC SCL
J3, Pin 32
EXP_IIC_SDA
B17
Expansion IIC SDA
www.BDTIC.com/XILINX