Xerox FaxCentre F12, Руководство по обслуживанию

Страница: 65 / 380

Circuit Description
WorkCentre Pro 412, FaxCentre F12 & 3/03 5-27
WorkCentre M15/M15i
5-3-4-3 Pin Classification and Loading (FaxCentre F12 only)
Table describes the pin classification and loading of the signal pins. The capacitance column presents the
values used to derive the specification timing. The current columns present maximum values.
Name Pins Level Resis
tor
Type Abbreviation/Description Maximum Loading
Cap.
(pF)
Current (mA)
Vol Voh
AGND L ~ P Analog Supply Return (Gnd.) ~ ~ ~
AVDD H ~ P Analog Power Supply Source ~ ~ ~
ALD[7:0] 8 H H 1/3S Alternate Data Output 50 4 4
CD[15:0] 16 H H 1/3S Command Data 50 8 8
CLOCK 1 H ~ I System Clock ~ ~ ~
CLK_OU
T
1 H ~ 3S PLL Clock Test Output
CS 1 L ~ I System Clock ~ ~ ~
DONE 1 H ~ O Operation Done Flag 50 8 8
GND 23 N/A ~ P Supply Return (Gnd.) ~ ~ ~
IBACK 1 L ~ I Input Burst Active ~ ~ ~
I/D 1 H ~ I Index/Data Control ~ ~ ~
ID[15:0] 16 H ~ 1/3S Input Data ~ ~ ~
IDACK 1 L ~ I Input Data Strobe ~ ~ ~
IDREQ 1 H ~ 3S Input Data Request 50 8 8
IFRDY 1 H ~ I Input Buffer Ready ~ ~ ~
IN_OVR 1 L H I Buffer Overflow Alert ~ ~ ~
INT 1 L ~ OD Interrupt Request 50 8 8
ISTRB 1 L ~ O Input Buffer Strobe 50 4 4
LSYNC 1 H ~ O Input Data Sync 50 4 4
NC 4 ~ ~ ~ No Connect ~ ~ ~
OBACK 1 L H I Output Burst Active ~ ~ ~
OD[15:0] 16 H ~ 1/3S Output Data 50 8 8
ODACK 1 L H I Output Data Strobe ~ ~ ~
ODREQ 1 H ~ 3S Output Data Request 50 8 8
OFRDY 1 H ~ I Output Buffer Ready ~ ~ ~
OSTRB 1 L ~ O Output Buffer Strobe 50 4 4
PLL_BYP 1 H ~ I Phase Locked Loop Bypass ~ ~ ~
RA[15:0] 16 H ~ O RAM Address 50 4 4
RAMOE 1 L ~ O RAM Output Enable 50 4 4
RAMWR I L ~ I RAM Write Enable 50 4 4