SARA-G3 and SARA-U2 series - System Integration Manual
UBX-13000995 - R26
System description
Page 16 of 217
Baseband and Power Management section
The Baseband and Power Management section is composed of the following main elements:
Baseband processor, a mixed signal ASIC which integrates:
Microprocessor for controller functions
DSP core for 2G / 3G Layer 1 and audio processing
Dedicated peripheral blocks for parallel control of the digital interfaces
Audio analog front-end
The SARA-U201 module integrates only a baseband memory SiP including a NAND flash non-volatile
memory and a RAM volatile memory
Memory system in a multi-chip package integrating two devices
14
:
NOR flash non-volatile memory
RAM volatile memory
Voltage regulators to derive all the system supply voltages from the module supply
VCC
Circuit for the RTC clock reference in low power idle mode:
SARA-G340, SARA-G350 and SARA-U2 series modules are equipped with an internal 32.768 kHz crystal
connected to the oscillator of the RTC (Real Time Clock) block that gives the RTC clock reference needed
to provide the RTC functions as well as to reach the very low power idle mode (with power saving
configuration enabled by the AT+UPSV command).
SARA-G300 and SARA-G310 modules are not equipped with an internal 32.768 kHz crystal: a proper
32 kHz signal must be provided at the
EXT32K
input pin of the modules to give the RTC clock reference
and to provide the RTC functions as well as to reach the very low power idle mode (with power saving
configuration enabled by AT+UPSV). The
32K_OUT
output pin of SARA-G300 and SARA-G310 provides
a 32 kHz reference signal suitable only to feed the
EXT32K
input pin, furnishes the reference clock for
the RTC, and allows low power idle mode and RTC functions support with modules switched on.
14
In all SARA-U2 series and SARA-G3 series modules except for the SARA-U201 modules
