background image

Spartan-3E FPGA Industrial Micromodule

User Manual

Signal

FPGA pin

FPGA ball

PB

IP

(bank 2)

V16

Table 6: user button signal details.

The   input   is   normally   low.   The   input   is 
pulled up when pressed.

Configuration Switches

The micromodule hosts 4 DIP switches on 
the top side: S1; S2, S3 and S4.

For   customers   requesting   a   sufficient 
amount of units, the micromodules can be 
manufactured   replacing   the   switches   by 
fixed connections.

DIP Switch S1

S1   enables   /   disables   the   communication 
between   the   Cypress   EZ-USB   FX2   micro-
controller   and   the   I2C   CMOS   Serial   EEP-
ROM. 

Turn   S1   off   when   programming   the   USB 
EEPROM   (storing   the   USB   vendor   ID   and 
device ID). This will  force the USB micro-
controller to provide its default vendor ID 
and device ID.

S1

position

EEPROM (on)*

EEPROM enabled

Off (off)

EEPROM disabled

Table 7: S1 (* default: EEPROM).

For further information, please read para-
graph “Software Configuration”.

DIP Switch S2

S2   enables   /   disables   the   reset   line.   The 
reset line (available  also on 2 contacts of 
the B2B connector) resets the USB micro-
controller and the FPGA. 

S2 has to be turned off (

Reset

) if the user 

wants to program the SPI Flash memory in 
direct   mode.   For   programming   the   SPI 
Flash memory in indirect mode over JTAG, 
S2 has to be turned on (

Run

).

S2

position

Run (on)*

system running

Reset (off)

system reset

Table 8: S2 (*default: 

Run

).

For further information, please read para-
graph “Software Configuration”.

DIP Switch S3

S3   conditionally   /   unconditionally  enables 
the 1.2 V and 2.5 V power rails.

When S3 is turned on, the 1.2 V and 2.5 V 
power rails are controlled by the USB mi-
crocontroller. At start-up, the USB  micro-
controller switches off the 1.2 V and 2.5 V 
power   rails   and   starts   up   the   module   in 
low-power   mode.   After   enumeration,   the 
USB microcontroller firmware switches the 
1.2 V and 2.5 V power rails on, if enough 
current is available from the USB bus.

When S3 is turned off, the 1.2 V and 2.5 V 
power rails are always enabled.

S3

position

FX2 PON (on)*

rails controlled by FX2

PON (off)

rails always enabled

Table 9: S3 (* default: FX2 PON).

Warning!

  When   S3   is   turned   on   (

FX2 

PON

),  make sure that no signals  are ap-

plied   to   the   input   pins   when   power-rails 
are disabled by the USB microcontroller.

The 3.3 V power-rail though is out of the 
control   of   the   USB-microcontroller   and   is 
supplied   down-converting   the   5   V   power 
supply provided by either the USB-bus or 
the B2B receptacle connector. In this case, 
signals that are applied to   the 3.3 V I/O 

Trenz Electronic GmbH

7

Содержание TE0300

Страница 1: ...ss mainly focus on the distribution of electronic components Line cards we deal with include Microchip ALPS ROHM Xilinx Pulse ON Everlight and Freescale Main products comprise IC Modules Potentiometer...

Страница 2: ...to board connectors Most I O s on the B2B connectors are routed as LVDS pairs Evenly spread supply pins for good signal integrity Industrial temperature grade avail able on request Low cost versatile...

Страница 3: ...Power Supply 5 FPGA User I Os 6 User Button and LED 7 Configuration Switches 7 JTAG and SPI 8 Clock Networks 9 On board Memories 10 Module Configuration 11 Changes from TE0300 00 to TE0300 01 24 Order...

Страница 4: ...carrier boards It is a powerful system widely used for educational and research activities Boards with other configurations larger FPGA s or equipped with industrial temper ature grade parts are avail...

Страница 5: ...0300 receptacle with its corresponding header The stacking height of the TE0300 B2B connectors is 7 seven mm The stacking height does not include the solder paste thickness USB Connector The micromodu...

Страница 6: ...t used on the baseboard it is re commended to bypass them to ground with 10 nF 100 nF capacitors I O Banks Power Supply The Spartan 3E architecture organizes I Os into four I O banks see Table 3 Bank...

Страница 7: ...from a maximum of 2 inde pendent clock inputs to a maximum of 2 independent digital inputs 21 single ended digital I Os 5 single ended inputs Table 4 summarizes the maximum avail able FPGA user I Os...

Страница 8: ...emory in direct mode For programming the SPI Flash memory in indirect mode over JTAG S2 has to be turned on Run S2 position Run on system running Reset off system reset Table 8 S2 default Run For furt...

Страница 9: ...I Serial Flash and XAPP974 Indirect Pro gramming of SPI Serial Flash PROMs with Spartan 3A FPGAs S4 position SPI on FPGA configuration JTAG SPI JTAG off FPGA configuration JTAG Table 10 S4 default SPI...

Страница 10: ...I programmer with flying leads as described in Table 13 Signal FPGA pin FPGA ball SPI S IO_L01P_2 U3 SPI D IO_L03N_2 T4 SPI Q IO_L16N_2 N10 SPI C IO_L26N_2 U16 Table 12 SPI signal details bank 2 SPI S...

Страница 11: ...3 Digital Clock Manager DCM The DCMs of the FPGA can be used to syn thesize arbitrary clock frequencies from any on board clock network differential clock input pair or single ended clock in put For f...

Страница 12: ...e configuration of the TE0300 module However only through the JTAG interface it is possible to develop and de bug with Xilinx tools e g Xilinx Chip Scope Xilinx Microprocessor Debugger The SPI interfa...

Страница 13: ...ed on the host computer then the easiest way to do it is the following disconnect the micromodule or leave the micromodule unconnected configure the micromodule such that the USB microcontroller will...

Страница 14: ...t S1 is actually switched to EEPROM The USB EEPROM can be programmed by opening the dedicated software Cypress USB Console double click the CyCon sole exe file in the 1st_program CyCon sole folder Cli...

Страница 15: ...wing table DIP switch on left off right S1 EEPROM S2 Run S3 FX2 PON S4 X X Reconnect the USB cable to run the newly uploaded firmware in the USB microcon troller Under the default switch configura tio...

Страница 16: ...300 micromodule can be con figured by means of a firmware upgrade FWU file see next section Micromodule Configuration for further reference The first step in generating the FWU file is to generate the...

Страница 17: ...l Select prepare PROM file Select BIN as output Set PROM File Name to fpga and change Location to a suitable name and location Check Auto Select PROM Navigate to your project s IMPLEMENTA TION folder...

Страница 18: ...ule User Manual The following warning is a normal situ ation This is probably the one and only file with your design Congratulations Click GENERATE FILE or select from menu Operations Generate file Yo...

Страница 19: ...nchanged zip the 3 files change the zip file extension to fwu upload the file as explained in the next section Micromodule Configuration Warning file and path names are given and must NOT be changed M...

Страница 20: ...folder To generate your own firmware upload file please read the document Generating_FWU_file doc in the USB FWUTool folder SPI Direct In System Programming ISP Make sure S2 is switched to Reset off...

Страница 21: ...ce blinking mcs in the TE0300 folder Select the part name corresponding to the SPI flash present on the module STMicro electronics M25P32 a 32 Mbit 4M x 8 Serial Flash memory iMPACT should now look li...

Страница 22: ...t 0 5 Hz For further information about direct pure SPI in system programming of SPI Flash memories please see Xilinx Application Note XAPP951 Configuring Xilinx FPGAs with SPI Serial Flash SPI Indirec...

Страница 23: ...king bit in the TE0300 folder Do not forget to select the Enable Programming of SPI Flash Device Attached to this FPGA option in the same window An Add PROM File dialog window should pop up automatica...

Страница 24: ...Program operation In the Device Programming Properties window just leave the default settings and press the OK button iMPACT will first erase the memory and then write it After successful programming...

Страница 25: ...een ex tended from an input in TE0300 00 to an I O in TE0300 01 Therefore hardware designs developed for the TE0300 00 are compatible with the TE0300 01 whereas those developed for the TE0300 01 are c...

Страница 26: ...does not warrant the accuracy and completeness of the materials in this document Further to the maximum ex tent permitted by applicable law Trenz Electronic disclaims all warranties either express or...

Отзывы: