7 Terminal Configuration and Functions
7.1 Pin Diagram – RGZ Package (Top View)
4
0
3
9
3
8
3
7
2
1
2
2
2
3
2
4
DCDC_SW
33
DIO_18
34
RESET_N
35
DIO_23
36
X32K_Q2
4
X32K_Q1
3
RF_N
2
RF_P
1
DIO_22
32
DIO_21
31
DIO_20
30
DIO_19
29
DIO_0
5
DIO_1
6
DIO_2
7
8
28
27
26
JTAG_TCKC
25
9
10
11
12
4
1
4
2
4
3
4
4
2
0
D
IO
_
1
5
1
9
D
IO
_
1
4
1
8
1
7
4
5
4
6
4
7
4
8
1
6
1
5
1
4
1
3
DIO_17
DIO_16
VDDS_DCDC
D
IO
_
1
2
D
IO
_
1
3
VD
D
S
2
D
IO
_
1
1
D
IO
_
1
0
DIO_5
DIO_6
DIO_7
DIO_3
DIO_4
D
IO
_
8
D
IO
_
9
VD
D
S
3
D
C
O
U
PL
J
T
A
G
_
T
M
SC
D
IO
_
2
5
D
IO
_
2
4
VD
D
R
VD
D
R_
R
F
D
IO
_
2
6
X
4
8
M
_
P
X
4
8
M
_
N
D
IO
_
2
8
D
IO
_
2
9
D
IO
_
3
0
D
IO
_
2
7
VD
D
S
Figure 7-1. RGZ (7-mm × 7-mm) Pinout, 0.5-mm Pitch (Top View)
The following I/O pins marked in
bold
have high-drive capabilities:
• Pin 10, DIO_5
• Pin 11, DIO_6
• Pin 12, DIO_7
• Pin 24, JTAG_TMSC
• Pin 26, DIO_16
• Pin 27, DIO_17
The following I/O pins marked in
italics
have analog capabilities:
• Pin 36, DIO_23
• Pin 37, DIO_24
• Pin 38, DIO_25
• Pin 39, DIO_26
• Pin 40, DIO_27
• Pin 41, DIO_28
• Pin 42, DIO_29
• Pin 43, DIO_30
SWRS232D – FEBRUARY 2019 – REVISED FEBRUARY 2021
8
Copyright © 2021 Texas Instruments Incorporated