Synopsys, Inc.
49
5.60a
March 2020
PCIe IP Prototyping Kit Installation Guide
Status LEDs
READY
off
Supervisor is ready
Supervisor power OK
+12 V
ALERT
FPGA configuration in progress
No alert
FPGA temperature over limit
PWR
(Power)
FPGA power off
FPGA power OK
FPGA power failure
SVDONE
Supervisor is configured
UDONE
FPGA is configured
MDONE
Supervisor (CLPD) is configured
Table A-1
HAPS-80 Supervision LED State and Description (Continued)
LED
Color
Description