Supero X9DBL-3, Руководство пользователя

Страница: 45 / 113

Chapter 2: Installation
2-21
Power Button
Blue+ (OH/Fan Fail/
PWR FaiL/UID LED)
1
NIC1 Link LED
Reset Button
2
Power Fail LED
HDD LED
FP PWRLED
Reset
PWR
3.3 V
ID_UID_SW/3/3V Stby
Red+ (Blue LED Cathode)
Ground
Ground
19 20
3.3V
X
Ground
NMI
X
NIC2 Link LED
NIC2 Activity LED
NIC1 Activity LED
Power LED
The Power LED connection is located
on pins 15 and 16 of JF1. Refer to the
table on the right for pin definitions.
NMI Button
The non-maskable interrupt button
header is located on pins 19 and 20
of JF1. Refer to the table on the right
for pin definitions.
NMI Button
Pin Definitions (JF1)
Pin# Definition
19 Control
20 Ground
Power LED
Pin Definitions (JF1)
Pin# Definition
15 3.3V
16 PWR LED
Front Control Panel Pin Definitions
A. NMI
B. PWR LED
A
B
JD1
JPW1
JIPMB1
LED3
T-SGPIO1 T-SGPIO2
JSTBY1
J9
JBT1
JPI2C1
JF1(FP Control)
TPM/Port80
JL1
JI2C1
JI2C2
JOH1
LED1
JWP1
JBR1
JPME1
JVRM_I2C1
JVRM_I2C2
JPG1
JPB1
JPL1
JPL2
JCPUVRD_SMB
I-SATA1
I-SATA0
S-SATA/
SAS0
1 7
I-SATA2
I-SATA3
I-SATA4
I-SATA5
BT1
SP1
FAN4
FAN1
FAN2
FAN5
FANA
FAN3
JPW2
JPW3
SCU- SGPIO1
USB2/3
USB4/5
KB/MOUSE
CPU1 SLOT2 PCI-E 3.0 X4(IN X8)
CPU1
P2-DIMM1F
P2-DIMM1E P2-DIMM1D
P1-DIMM1B P1-DIMM1A P1-DIMM1C
LAN2
CPU2 SLOT3 PCI-E 3.0 X8
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X8
CPU1 SLOT6 PCI-E 3.0 X16
SLOT1 PCI 33MHZ
USB6
IPMI_LAN
VGA COM1
USB0/1
LAN1
COM2
CPU2
JWD1
BIOS
Battery
LAN CTRL
LAN CTRL
BMC CTRL
CPLD
Intel PCH
X9DBL-i/3 (F)
Rev. 1.01
LED2
JUIDB1
SCU- SGPIO2
S-SATA/
SAS1
S-SATA/
SAS2
S-SATA/
SAS3
S-SATA/
SAS4
S-SATA/
SAS5
S-SATA/SAS6
S-SATA/
SAS7