Supermicro X11DGO-T, Руководство пользователя

Страница: 11 / 213

11
Chapter 1: Introduction
Quick Reference Table
Jumper Description Default Setting
JBMC_BTN1 BMC Button Jumper Pins 1-2 (SW2: used as BMC UID: Default ), Pins 2-3 (SW2: used as BMC Reset)
JBT1 CMOS Clear Open (Normal)
JPME1 ME Recovery Pins 1-2 (Normal)
JWD1 Watch Dog Timer Enable Pins 1-2 (Reset to System)
Connector Description
BT1 Onboard CMOS battery socket
CN10-17
Oculink connectors used to connect PCI-E buses from processors to PCI-E slots or NVMe
backplanes (via x8 to x4 Y cables) (
Note : Y cables are needed to connect NVMe backplanes)
CN10
Oculink connector (supported by CPU1 PCI-E Port 3 [7:0] and used as CPU1 Master Port for
NVMe side band connections) (Refer to the CN connection diagram on Page 45.)
CN11
Oculink connector (supported by CPU1 PCI-E Port 3 [15:8]) (Refer to the CN connection diagram
on Page 45.)
CN12
Oculink connector (supported by Slot1 PCI-E [7:0]) (See the note below. Also see the CN
connection diagram on Page 45.)
CN13
Oculink connector (supported by Slot1 PCI-E [15:8]) (See the note below. Also see the CN
connection diagram on Page 45.)
CN14
Oculink connector (supported by CPU2 PCI-E Port 3 [7:0] and used as CPU2 Master Port for
NVMe side band connections) (See the note below. Also see the CN connection diagram on Page
45.)
CN15
Oculink connector (supported by CPU2 PCI-E Port 3 [15:8]) (Refer to the CN connection diagram
on Page 45.)
CN16
Oculink connector (supported by Slot2 PCI-E [7:0]) (See the note below. Also see the CN
connection diagram Page 45.)
CN17
Oculink connector (supported by Slot2 PCI-E [15:8]) (See the note below. Also see the CN
connection diagram Page 45.)
COM1 COM/serial port header
FAN1/FAN2 System cooling fan headers 1/2
IPMI_LAN Dedicated IPMI_LAN port
I-SATA0~3, I-SATA4~7 SATA 3.0 connection headers supported by the Intel PCH
JM2-1/JM2-2 PCI-E M.2 slots (M.2-P1/M.2-P2) supported by the PCH
JPCIE1 (CPU1 Slot1) PCI-Express 3.0 X16 Slot supported by CPU1
JPCIE2 (CPU2 Slot2) PCI-Express 3.0 X16 Slot supported by CPU2
JPWR1/JPWR2 SMCI-proprietary power supply connectors 1/2
JPW11/JPW12/JPW13 12V/5V 8-pin power connectors 11/12/13
JRK1 Intel VROC RAID Key header for NVMe Solid State Drives (SSD)
JSDCARD1 Micro SSD (Solid State Drive) card connector (reserved for manufacture use)
JTPM1 Trusted Platform Module (TPM)/Port 80 connector
LAN1/LAN2 10GbE (10-Gigabit) LAN Ethernet ports 1/2
PWR_SW1 Power button
SW1 Reset button for the system
Note : Both JPCIE1 and JPCIE2 are lane reversal, which means that CPU PCE-E lane
[15] is connected to PCE-E lane[0], the fi rst lane of the slots. Please see Page 50 for
more details.