![background image](http://html.mh-extra.com/html/sony/mhc-v7d/mhc-v7d_service-manual_1330128069.webp)
MHC-V7D
69
Pin No.
Pin Name
I/O
Description
55
SSI1_DI
I
Data In Signal from ADC to Aragon
56
SD_FAST
I
SD fast detect
57
PCONT-PSAVE-
PROTECT
O
Main power on/off control signal output “H”:power on
58
Vcc
-
Power supply terminal (+3.3V)
59
LINK-DET
I
Party Chain input bias detection pin
60
USB_HOST_SEL
O
USB update selector
61
Vss
-
Ground terminal
62
PVcc
-
Power supply terminal (+3.3V)
63
AC-CUT
I
AC off detection signal input from the reset signal IC “L”: AC Cut detected
64
DEBUG-RxD
I
RxD (for Debug)
65
BT-RxD
I
RX input signal from Bluetooth section
66
MD-CLK
I
For ARAGON internal SRC
67
RTC_X1
I
RTC clock input terminal
68
RTC_X2
O
RTC clock output terminal
69
PLLVcc
-
Power supply terminal (+3.3V)
70
EXTAL
I
System clock input terminal
71
XTAL
O
System clock output terminal
72
Vss
-
Ground terminal
73
Vss
-
Ground terminal
74
NMI
-
Non-maskable interrupt input terminal
75
Vss
-
Ground terminal
76
RES
I
Reset signal
77
PVcc
-
Power supply terminal (+3.3V)
78
AMP PROTECT
I
Combination of TEMP, PS, SD and DC protect
79
SPM-C-MON
I
Voice coil temperature monitor pin.
80
SPM-AMBIENT-TEMP
I
Ambient temperature monitor pin.
81
MODEL-DEST-IN
I
Model and Destination setting terminal (A/D input)
82
FAN-DET
I
Fan speed detection pin
83
MASTER-VOLUME
I
Jog dial pulse input from the MASTER VOLUME encoder (A/D input)
84
AD-KEY0
I
Key input terminal (A/D input)
85
AD-KEY1
I
Key input terminal (A/D input)
86
Avcc
-
Power supply terminal (+3.3V)
87
Avss
-
Ground terminal
88
Avref
-
A/D Converter reference voltage input terminal (+3.3V)
89
BSCANP
-
Boundary scan setting pin
90
PVcc
-
Power supply terminal (+3.3V)
91
AUDIO_X1
I
Audio clock input terminal
92
AUDIO_X2
O
Audio clock output terminal
93
Vss
-
Ground terminal
94
/LINE-MUTE
O
Muting Control Switch for Party Chain. “L”: mute On
95
Vcc
-
Power supply terminal (+3.3V)
96
PCONT-BTSTBY
O
BT Standby Power Control Pin. “H”: ON
97
TRST
I
Debugging interface: Initialization-signal input pin.
98
TDO
O
Debugging interface: Serial output pin for instructions and data.
99
TDI
I
Debugging interface: Serial input pin for instructions and data.
100
TMS
I
Debugging interface: Test-mode select signal input pin
101
TCK
I
Debugging interface: Test-clock input pin
102
Vss
-
Ground terminal
103
TEST-MON103/
SD_D2_0
O
Test port for software checking.
104
TEST-MON104/
SD_D3_0
O
Test port for software checking.
105
Vcc
-
Power supply terminal (+3.3V)
106
TEST-MON106/SD_
CMD_0
O
Test port for software checking.
107
Vss
-
Ground terminal
Содержание MHC-V7D
Страница 103: ...MEMO MHC V7D 103 Ver 1 1 ...