Sony KV-32XBR400, Руководство по обслуживанию

Страница: 27 / 126

—
27
—
KV
-32XBR400/36XBR400/36XBR400H/38DRC1/38DRC1C
Control Register
Function & Link Data
Type
Data
Range
Comment
SNNR Setting-based Control Table for YHCO & YHCG SNNR = 0 SNNR = 1 SNNR = 2 SNNR = 3 (Not SNNR Offset Data)
20
YHCO
Y output high frequency component coring 0~3 1 1 1 1
21 YHCG Y output high frequency component coring gain 0, 1 0 0 0 0
22
HSSL
Hsync slice level C 0~15 12
23 VSSL Vsync slice level C 0~15 8
24 ADCL ADC clock delay C 0~3 3
NRMD Setting-based Control Table for D2GA NRMD = 0 NRMD = 1 NRMD = 2 NRMD = 3
25 D2GA Moving detection gain 0~7 4 4 4 4
26 KILR Killer detection reference C 0~15 3
27 OP1
Option1:
Selection of comb filter & recursive noise reduction types
C 0, 1 1
UHF/VHF CVideo1 SVideo1 CVideo2 SVideo2 CVideo3 SVideo3
28 NR1 Noise reduction on/off 0, 1 0 0 1 0 1 0 1
29
NR2
SNNR control on/off C 0, 1 0
30 WSL Noise level detection data 0~255
31 HPLL H-PLL filter (Must be set to 1 when MN signal is input.) C 0, 1 1
32
BPLL
Burst PLL filter
C
0, 1 1
33 FSCF Burst extraction gain C 0, 1 0
34 PLLF PLL loop gain C 0, 1 1
UHF/VHF Video1~4 Video5&6
35
CC3N
Selection of a line-comb filter C separation filter characteristic 0, 1 0 0 0
36 HDP Fine adjustment of the system H-phase C 0~7 5
37 BGPS
Internal burst gate start position
{Gate Start Position from Hsync center = 0.25 x BGPS + 2
C 0~15 4
38 BGPW
Internal burst gate width
{Gate Width = 0.25 x BGPW + 0.5 (ms)}
C 0~15 10
39 TEST Test bit {0: Normal mode, 1: Test mode (forbidden setting)} C 0, 1 0
40
WSC
Amount of noise detection coring C 0~3 1
Video5&6
41 LIND DRC-M line-doubling setting for non-standard signals
Micro
0~63 2
42 PFGO (YPFG offset at GR on) --- Not used for DX1A --- 0~7 3
YHCO&YHCG settings
are sent
directly to 3D-Comb
device.
Video1~4: CVideo1~4 & SVideo1~3 inputs
Video5&6: YPbPr-480i/480p/1080i inputs
This setting is used for non-standard signals
such as Play Station signals.
Note:
(Not used for DX1A)
UHF/VHF & Video1~4
0
C: Common data
DX1A SERVICE LIST (#1):
3D-COMB /
µ
PD64082
(Part-2/2)
Register
No. & Name
1 Byte Data from Read Register WSL
Data Initial/Average Setting
(32V&36V CRTs)