Sony KV-32V68, Руководство по обслуживанию

Страница: 23 / 80

— 23 —
KV-32V68/35V68
Service Data (cont.)
**AVERAGE DATA MODEL GROUPINGS:
32" A: KV-32V68
35" B: KV-35V68
No.
Register
Name
Description Data Adj/Fix Initial Average Data** Comments
Range Data 32" 35"
A B
PI SDA9288
56 PYSD Select Delay 0-15 Fix by P-bd 3 3 0:Right, 15:Left
57 PIPH PIP H-position 0-127 Fix 78 78 0:Right, 127:Left
58 PIPV PIP V-position 0-63 Fix 18 18 0:Up, 63:Down
59
PYDL PIP Y-delay 0-7 Fix 0 0 0:Right, 7:Left
60
PHDL H-pulse delay 0-15 Fix by P-bd 3 0 0:Right, 15:Left
61
PMVD Main V-pulse delay 0-31 Fix 16 16 7-21: Available (1-6/22-31 Not Avail)
62
PIVD Inset V-pulse delay 0-31 Fix 22 22 16-28 Available (1-15/29-31 Not Avail)
63 PCON Inset Contrast 0-15 Fix 7 6 0:Min, 15:Max
64 FRMY Frame Y 0-15 Fix 7 7 0:Dark, 15:Bright
65 CHRI Input Polarity 0,1 Fix by P-bd 1 1 0:+(B-Y)+(R-Y), 1:-(B-Y)-(R-Y)
66 CHRO Output Polarity 0,1 Fix 1 1 0:+(B-Y)+(R-Y), 1:-(B-Y)-(R-Y)
67 IPER Inset Pedestal R-Y 0-15 Fix 0 0 0:Center, 7:Max, 8:Min
68
IPEB Inset Pedestal B-Y 0-15 Fix 0 0 0:Center, 7:Max, 8:Min
69
PCPS CLPS Bit Control 0,1 Fix 0 0 0:Depend on HSIDEL, 1:Not depend
70
PCPF CLPFIX Bit Control 0,1 Fix 0 0 0: 3Clamp line, 1: 2Clamp line
71
PSEL SELDOWN Bit Control 0,1 Fix by P-bd 1 1 0:Open out, 1:TTL out
72 PPLL PLL Filter Bits 0-3 Fix 0 0 Fixed value only
73
PVNR VSPISQ VSP NR 0-1 Fix 0 1
SDA9288 IC bypass use 1
IC CXA2019
74 ISCO CDec Sub Contrast 0-15 Fix 7 15 PiP sub contrast
75
ISHP CDec Sharpness 0-15 Fix 7 8 PiP sharpness
76
ISCL CDec Sub Color 0-15 Fix 7 9 PiP sub color
77
ISHU CDec Sub Hue 0-15 Fix 7 6 PiP sub hue
78
ITOT CDec TOT on 0,1 Fix 0 1 PiP TOT 0:Off, 1:On
79 IAFC CDec AFC 0-3 Fix 2 2 0:Max, 2:Min, 3:Freerun
80 ICD2 CDec Countdown Mode2 0,1 Fix 0 0 0:Standard, 1:Fast
81 IYDR CDec Y drive 0-31 Fix 15 7 PiP Y-drive gain
82 IVPE CDec V pedestal 0-15 Fix 7 6 PiP V-ped DC
83 IUPE CDec U pedestal 0-15 Fix 7 6 PiP U-ped DC
84
IRVP CDec RV pedestal 0-15 Fix 7 6 PiP V-ped DC (re-input)
85
IRUP CDec RU pedestal 0-15 Fix 7 6 PiP U-ped DC (re-input)
86
IDCT CDec DC transfer 0-7 Fix 2 0 PiP DC transfer 0:Max, 7:Min
87
IRYD CDec RY drive 0-31 Fix 15 20 PiP RY Drive (re-input)
88 IABO CDec ABL off 0,1 Fix 1 1 PiP ABL (RY-OUT) 0:On, 1:Off
89 IPRE CDec Pre/Over shoot 0-3 Fix 3 3 PiP Pre/over shoot 0: 1:1, 1: 4:1
90 IRUD CDec RU Drive 0-31 Fix 15 20 PiP RU-gain out 0:-6dB, 31:+3.3bD
91 IABL CDec ABL 0,1 Fix 1 1 PiP ABL gain 0:Std, 1:Min
92 IABC CDec ABL Cent 0-3 Fix 1 1 PiP ABL Center 0:Min, 1:Max
93
IRVD CDec RV drive 0-31 Fix 15 17 PiP RY Drive (re-input)
94
IDLY CDec Delay 0-3 Fix 0 0 PiP Y-delay 0:0ns, 1:60ns, 2:120ns, 3:180ns
95
ISCR CDec SCP BGR 0-3 Fix 0 0 PiP SCP riseup phase 0:+0.4us, 1:cent, 2:-0.8us
96 ISCF CDec SCP BGF 0-3 Fix 0 0 PiP SCP falldown phase 0:+0.4us, 1:cent, 2:-0.8us
CC CXP8584a-011s
97 CRIL CC CRI count low 0-15 Fix 2 2 7 Clock Run-In Lower Limit (field 1)
98 CFLD CC Caption Fixed Field Count 0-15 Fix 5 5 Fixed value only
99 CCDI CC CCD int 0-7 Fix 3 3 Fixed value only
100
CRIP CC CRI & polarity 0-7 Fix 4 4 Fixed value only
101
CRIT CC CRI time constant 0-3 Fix 1 1 Fixed value only
102
CSB1 CC Sync Slice Bias 1 0-3 Fix 3 3 Fixed value only
103
CSB2 CC Synce Slice Bias 2 0-7 Fix 4 4 Fixed value only
104 CREP CC CRI signal end position 0-255 Fix 142 142 Fixed value only
105 CDSD CC Data start delay 0-31 Fix 8 8 Fixed value only
106 CCDS CC Caption data threshold 0-31 Fix 9 9 Fixed value only
107 CHMK CC P8_HMASK 0-63 Fix 42 42 Hmask
108
CHSY CC P8_HSYC 0-255 Fix 136 136
Hsyc