
5-1
5-1.
SYSTEM CONTR
OL PIN FUNCTION (MB-99 BO
ARD IC103)
DVP-F21
Pin No.
Pin
Name
I/O
Function
1
HA17
O
2
HA18
O
3
HA19
O
4
HA20
O
5
HA21
O
6
HA22
O
reserv
ed
7
W
P
O
IIC EEPR
OM
Wr
ite Protect
8R
M
–
O
Roller Motor Dr
iv
e
9A
V
cc
10
A
V
RH
11
A/D GND
12
Re
g
ion
I
A
/D Input
13
Model
I
A
/D Input
14
AN2
I
A
/D Input
15
AN3
I
A
/D Input
16
XA
VDIT
I
A
V
decorder Inter
rupt
17
XARPIT
I
K
a
tr
ina ARP
Inter
rupt
18
XSDPIT
I
K
atrina SDSP Interrupt
19
NC (GPO)
I
MS Interrupt
20
XIFBSY
I
IFcon Busy
21
R
OSW1
I
Roller SW1
22
R
OSW2
I
Roller SW2
23
NC (GPO)
O
Amadeus Control
24
Vcc
25
SI0
I
ch0 Serial Input
26
SO0
O
ch0 Serial Output
27
SC0
O
ch0 Serial Clock
28
SI1
I
ch1 Serial Input
29
SO1
O
ch1 Serial Output
30
SC1
O
ch1 Serial Clock
31
SI2
I
ch2 Serial Input
32
SO2
O
ch2 Serial Output
33
R
OSW3
I
Roller SW3
34
Vss
35
XRST
O
System Reset Output
36
XARPRST
O
ARP Reset Output
37
RM+
O
Roller Motor Dr
iv
e
38
SD
A
I/O
IIC Data
39
SCL
I/O
IIC Clock
40
R
O
SW4
I
Roller SW3
41
XLDON
O
Laser Diode Mute
42
L
VSW1
I
L
ev
er SW1
43
MD0
I
44
MD1
I
45
MD2
I
46
DREQ0
I
ch0 DMA REQ
47
D
A
CK0
O
ch0 DMA
A
C
K
48
XDR
VMUTE
O
D
ri
v
e Mute
49
DREQ1
I
ch1 DMA REQ
50
D
A
CK1
O
ch1 DMA
A
C
K
51
XIFCS
O
Ifcon CS
52
Vss
GND
53
X
’tal (16.5MHz)
Clock Output
54
X
’tal (16.5MHz)
Clock Input
55
Vcc
P
o
w
er Supply
56
CKSW3
I
Chacking SW3
57
CKSW1
I
Chacking SW1
58
XR
OMCS
O
Exter
nal R
OM Chip Select
59
P
A1/CS1x
O
External RAM Chip Select
60
XA
VDCS2
O
A
VD SDRAM CS
61
XA
VDCS3
O
A
VD R-BUS Re
g. CS
62
XARPCS
O
Katrina-ARP CS
63
XSDPCS
O
Katrina-SDSP CS
Pin No.
Pin
Name
I/O
Function
64
65
P
A
6/CS6x
O
MS CS
66
CS7
O
reserv
ed (dummy for
A
VD DMA)
67
XW
AIT
I
Exter
nal
W
A
IT Signal Input
68
P81/BGRNTx
I
Exter
nal Bus Open
Ac
kno
wledge Input
69
P82/BRQ
I
E
x
er
nal Bus Open Request Input
70
XRD
O
71
XWRH
O
/External SRAM Upper Byte
72
P85/LBx/WR1x
O
/Exter
nal SRAM Lo
w
er Byte
73
NMIx
I
74
HSTx
I
75
Vss
76
XFRRST
I
5G_FR Reset Input
77
CPUCK
O
5G_FR Clock Output (33/66MHz)
78
CKSW2
I
Chacking SW2
79
XD
A
C
S
O
2c
h D
A
C CS
80
VES_CS
O
uDSP CS
81
48/44.1K
O
PLL-IC control
82
WIDE
O
83
MAMUTE
O
Main Audio
Mute
84
P97/WRx
O
Exter
nal SRAM
WE
85
HD0
I/O
86
HD1
I/O
87
HD2
I/O
88
HD3
I/O
89
HD4
I/O
90
HD5
I/O
91
HD6
I/O
92
HD7
I/O
93
HD8
I/O
94
HD9
I/O
95
HD10
I/O
96
HD11
I/O
97
HD12
I/O
98
HD13
I/O
99
HD14
I/O
100
HD15
I/O
101
Vss
102
HA0
O
103
HA1
O
104
HA2
O
105
HA3
O
106
HA4
O
107
HA5
O
108
HA6
O
109
HA7
O
110
Vcc
111
HA8
O
112
HA9
O
113
HA10
O
114
HA11
O
115
HA12
O
116
HA13
O
117
HA14
O
118
HA15
O
119
Vss
120
HA16
O
SECTION 5
IC PIN FUNCTION DESCRIPTION