SN8P2318 Series
C-type LCD, RFC 8-Bit Micro-Controller
SONiX TECHNOLOGY CO., LTD
Page 36
Version 1.5
2.5 CODE OPTION TABLE
The code option is the system hardware configurations including oscillator type, watchdog timer operation, Noise Filter
option, LVD option, reset pin option and OTP ROM security control. The code option items are as following table:
Code Option
Content
Function Description
High_Clk
PLL_16M
High speed internal 16MHz PLL. External low-speed 32K oscillator free
runs. XOUT pin is bi-direction GPIO mode. XIN pin connects a 0.1uF
decouple capacitor to VDD.
RC
Low cost RC for external high clock oscillator. XIN pin is connected to RC
oscillator. XOUT pin is Fcpu signal output.
12M X’tal
High speed crystal /resonator (e.g. 12MHz) for external high clock
oscillator.
4M X’tal
Standard crystal /resonator (e.g. 4M) for external high clock oscillator.
Low_Clk
32K X’tal
Low frequency, power saving crystal (e.g. 32.768KHz) for external low
clock oscillator. LXIN/LXOUT pins drive external 32768Hz low speed
crystal/ceramic oscillator.
RC
LXIN pin drives external RC oscillator to GND. LXOUT pin outputs Flosc
clock.
Fcpu
Fhosc/1
Instruction cycle is 1 oscillator clocks.
Fhosc/2
Instruction cycle is 2 oscillator clocks.
Fhosc/4
Instruction cycle is 4 oscillator clocks.
Fhosc/8
Instruction cycle is 8 oscillator clocks.
Fhosc/16
Instruction cycle is 16 oscillator clocks.
Watch_Dog
Always_On
Watchdog timer is always on enable even in power down and green
mode.
Enable
Enable watchdog timer. Watchdog timer stops in power down mode and
green mode.
Disable
Disable Watchdog function.
Reset_Pin
Reset
Enable External reset pin.
P03
Enable P0.3 input only without pull-up resister.
Noise_Filter
Enable
Enable Noise_Filter.
Disable
Disable Noise_Filter.
Security
Enable
Enable ROM code Security function.
Disable
Disable ROM code Security function.
LVD
LVD_L
LVD will reset chip if VDD is below 2.0V
LVD_M
LVD will reset chip if VDD is below 2.0V
Enable LVD24 bit of PFLAG register for 2.4V low voltage indicator.
LVD_H
LVD will reset chip if VDD is below 2.4V
Enable LVD36 bit of PFLAG register for 3.6V low voltage indicator.
LVD_MAX
LVD will reset chip if VDD is below 3.6V
2.5.1 High_Clk code option
High_Clk code option control system high speed oscillator type in
cluding PLL_16M, RC, 4M X’tal and 12M X’tal. In
PLL_16M mode, XIN connects 0.1uF decouple capacitor to VDD. XOUT is bi-direction GPIO mode. In RC mode,
XOUT is Fcpu signal output.
2.5.2 Low_Clk code option
Low_Clk code option control system low speed oscillator type including 32K
X’tal and RC. In RC mode, LXIN connects
RC oscillator (LXIN connects capacitor to GND), and LXOUT pin outputs Flosc signal for measuring RC frequency.
2.5.3 Fcpu code option
Fcpu means instruction cycle of normal mode (high clock). In slow mode, the system clock source is external low
speed 32KHz oscillator connected to LXIN/LXOUT pins. The Fcpu of slow mode isn
’t controlled by Fcpu code option
and fixed Flosc/4.