SN8P2318 Series
C-type LCD, RFC 8-Bit Micro-Controller
SONiX TECHNOLOGY CO., LTD
Page 91
Version 1.5
8.4.3 T1M MODE REGISTER
T1M is T1 timer mode control register to configure T1 operating mode including T1 pre-scalar, clock source, capture
parameters…These configurations must be setup completely before enabling T1 timer.
0A0H
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
T1M
T1ENB
T1rate2
T1rate1
T1rate0
T1CKS
Read/Write
R/W
R/W
R/W
R/W
R/W
After reset
0
0
0
0
0
Bit 7
T1ENB:
T1 counter control bit.
0 = Disable T1 timer.
1 = Enable T1 timer.
Bit [6:4]
T1RATE[2:0]:
T1 timer clock source select bits.
If T1CKS0=1, the T1RATE[2:0] control is “Ignored”.
000 = Fcpu/128, 001 = Fcpu/64, 010 = Fcpu/32, 011 = Fcpu/16, 100 = Fcpu/8, 101 = Fcpu/4,
110 = Fcpu/2,111 = Fcpu/1.
Bit 3
T1CKS:
T1 clock source control bit.
0 = Fcpu divided by T1rate[2:0].
1 = Fhosc.