Si4010-C2
140
Rev. 1.0
SFR Address = 0xC8; Bit-Addressable
SFR Definition 34.2. TMR2CTRL
Bit
7
6
5
4
3
2
1
0
Name
TMR2
INTH
TMR2
INTL
TMR2
INTL_EN
TMR2
SPLIT
TMR2H_
CAP
TMR2L_
CAP
TMR2H_
RUN
TMR2L_
RUN
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bit
Name
Function
7
TMR2
INTH
Timer 2 High Byte Interrupt Flag.
Interrupt flag for timer high half in split configuration or overall 16 bit timer in wide
configuration. It gets set when the high half of the timer overflows or there is a cap-
ture event for the high half. This bit is not automatically cleared by hardware.
6
TMR2
INTL
Timer 2 Low Byte Overflow Flag.
Interrupt flag for the timer low half. It gets set when the low half overflows in timer
mode or by capture event of the low half in capture mode. Software must clear this
bit, hardware will not clear it.
This bit is set when the low half of the timer overflows even if we operate in wide con-
figuration.
When in wide configuration and in capture mode this bit is set when the high half of
the timer overflows. Since in that case the capture event is the same for both halves,
the capture event sets the TMR2INTH interrupt flag. Then this TMR2INTL can be
used as a flag that the timer overflew, serving as an additional 17th timer bit in cap-
ture mode in wide configuration.
5
TMR2
INTL_EN
Timer 2 Low Byte Interrupt Enable.
When set to 1, this bit enables Timer 2 Low Byte interrupts. The overall timer inter-
rupt request signal is : TMR2 interrupt request = TMR2INTH | (TMR2INTL &
TMR2INTL_EN)
4
TMR2
SPLIT
Timer 2 Split Mode Enable.
0: Timer operates in wide configuration as 16 bit timer. The low half controls the
whole timer.
1: Timer operates in split configuration. Both halves are controlled independently.
3
TMR2H_
CAP
Timer 2 High Byte Capture Mode Enable.
If set then TMR2H high half operates in capture mode if the timer is in split configura-
tion mode. Ignored if the timer operates in wide configuration mode.
2
TMR2L_
CAP
Timer 2 Low Byte Capture Mode Enable.
If set then TMR2L low half operates in capture mode if the timer is in split configura-
tion, or the whole timer operates in capture mode if in wide configuration mode.